M30622SAFP MITSUBISHI [Mitsubishi Electric Semiconductor], M30622SAFP Datasheet - Page 185

no-image

M30622SAFP

Manufacturer Part Number
M30622SAFP
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
MITSUBISHI [Mitsubishi Electric Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622SAFP
Manufacturer:
AVAGO
Quantity:
18
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
852
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
20 000
Part Number:
M30622SAFP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Timing (Vcc = 5V)
Note 2: Specify a product of -40°C to 85°C to use it.
Switching characteristics (referenced to V
Table 1.23.22. Memory expansion mode and microprocessor mode
Note 1: Calculated according to the BCLK frequency as follows:
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
d(BCLK-AD)
h(BCLK-AD)
h(RD-AD)
d(BCLK-CS)
h(BCLK-CS)
h(RD-CS)
d(BCLK-RD)
h(BCLK-RD)
d(BCLK-WR)
h(BCLK-WR)
d(BCLK-DB)
h(BCLK-DB)
d(BCLK-ALE)
h(BCLK-ALE)
d(AD-RD)
dZ(RD-AD)
h(WR-AD)
h(WR-CS)
d(DB-WR)
h(WR-DB)
d(AD-ALE)
h(ALE-AD)
d(AD-WR)
Symbol
th(WR – AD) =
th(RD – CS) =
th(WR – CS) =
td(DB – WR) =
th(WR – DB) =
td(AD – ALE) =
th(RD – AD) =
Address output delay time
Chip select output hold time (WR standard)
RD signal output delay time
RD signal output hold time
WR signal output delay time
Data output delay time (BCLK standard)
Data output hold time (BCLK standard)
Data output delay time (WR standard)
Data output hold time (WR standard)
ALE signal output hold time (BCLK standard)
Address output floating start time
Address output hold time (BCLK standard)
Address output hold time (RD standard)
Address output hold time (WR standard)
Chip select output delay time
Chip select output hold time (BCLK standard)
Chip select output hold time (RD standard)
WR signal output hold time
ALE signal output delay time (BCLK standard)
ALE signal output delay time (Address standard)
ALE signal output hold time (Adderss standard)
Post-address RD signal output delay time
Post-address WR signal output delay time
(with wait, accessing external memory, multiplex bus area selected)
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
10
Parameter
10
10
10
10
10
10
9
85
X 3
9
9
9
9
9
9
o
C(Note2), CM15 = “1” unless otherwise specified)
– 40
– 25
[ns]
[ns]
[ns]
[ns]
[ns]
[ns]
[ns]
CC
= 5V, V
Measuring condition
Figure 1.23.1
SS
= 0V at Ta = – 20
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
Min.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
– 4
30
Standard
4
4
0
0
0
0
4
Max.
o
25
25
25
25
40
25
C to 85
8
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
o
C / – 40
M16C / 62A Group
Mitsubishi microcomputers
V
CC
o
C to
= 5V
185

Related parts for M30622SAFP