M30622SAFP MITSUBISHI [Mitsubishi Electric Semiconductor], M30622SAFP Datasheet - Page 197

no-image

M30622SAFP

Manufacturer Part Number
M30622SAFP
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
MITSUBISHI [Mitsubishi Electric Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622SAFP
Manufacturer:
AVAGO
Quantity:
18
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
852
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
20 000
Part Number:
M30622SAFP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Timing (Vcc = 3V)
Switching characteristics (referenced to V
Table 1.23.39. Memory expansion and microprocessor modes
Note 2: Specify a product of -40°C to 85°C to use it.
Note: Calculated according to the BCLK frequency as follows:
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
h(WR-AD)
h(WR-CS)
d(BCLK-WR)
h(BCLK-WR)
d(DB-WR)
h(WR-DB)
d(BCLK-ALE)
h(BCLK-ALE)
d(AD-ALE)
h(ALE-AD)
d(AD-WR)
d(BCLK-AD)
h(BCLK-AD)
h(RD-AD)
d(BCLK-CS)
h(BCLK-CS)
h(RD-CS)
d(BCLK-RD)
h(BCLK-RD)
d(BCLK-DB)
h(BCLK-DB)
d(AD-RD)
dZ(RD-AD)
Symbol
th(RD – AD) =
th(WR – AD) =
th(RD – CS) =
th(WR – CS) =
td(DB – WR) =
th(WR – DB) =
td(AD – ALE) =
RD signal output delay time
ALE signal output hold time(Address standard)
Address output hold time (BCLK standard)
Chip select output hold time (BCLK standard)
Chip select output hold time (RD standard)
WR signal output delay time
Data output delay time (BCLK standard)
Data output hold time (BCLK standard)
Data output delay time (WR standard)
ALE signal output hold time (BCLK standard)
ALE signal output delay time (Address standard)
Post-address RD signal output delay time
Post-address WR signal output delay time
Address output floating start time
Address output delay time
Address output hold time (RD standard)
Address output hold time (WR standard)
Chip select output delay time
Chip select output hold time (WR standard)
RD signal output hold time
WR signal output hold time
Data output hold time (WR standard)
ALE signal output delay time (BCLK standard)
(when accessing external memory area with wait, and select multiplexed bus)
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
f(BCLK) X 2
10
Parameter
85
10
10
10
10
10
10
9
o
9
9
9
9
9
9
X 3
C(Note2), CM15=“1” unless otherwise specified)
– 80
– 45
[ns]
[ns]
[ns]
[ns]
[ns]
[ns]
[ns]
CC
= 3V, V
Measuring condition
Figure 1.23.7
SS
= 0V at Ta = – 20
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
(Note1)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Min.
– 4
50
Standard
4
4
0
0
4
0
0
o
C to 85
Max.
60
60
60
60
80
60
8
o
C / – 40
Unit
M16C / 62A Group
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Mitsubishi microcomputers
V
CC
o
C to
= 3V
197

Related parts for M30622SAFP