M30622SAFP MITSUBISHI [Mitsubishi Electric Semiconductor], M30622SAFP Datasheet - Page 224

no-image

M30622SAFP

Manufacturer Part Number
M30622SAFP
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
MITSUBISHI [Mitsubishi Electric Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622SAFP
Manufacturer:
AVAGO
Quantity:
18
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
852
Part Number:
M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
20 000
Part Number:
M30622SAFP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
CPU Rewrite Mode (Flash Memory Version)
224
Figure 1.26.2. CPU rewrite mode set/reset flowchart
Figure 1.26.3. Shifting to the low speed mode flowchart
Note 1: During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio
Note 2: For CPU rewrite mode select bit to be set to “1”, the user needs to write a “0” and then a “1” to it in
Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to
Note 4: “1” can be set. However, when this bit is “1”, user ROM area is accessed.
Note 1: For flash memory power supply-OFF bit to be set to “1”, the user needs to write a “0” and then a “1” to it in
Note 2: Before the count source for BCLK can be changed from X
(Subsequent operations are executed by control
(Subsequent operations are executed by control
Transfer the program to be executed in the
Jump to transferred control program in RAM
Jump to transferred control program in RAM
low speed mode, to the internal RAM.
Single-chip mode, memory expansion
Set processor mode register (Note 1)
select bit (bit 6 at address 0006
6.25 MHz or less when wait bit (bit 7 at address 0005
12.5 MHz or less when wait bit (bit 7 at address 0005
succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no
interrupt or DMA transfer will be executed during the interval.
execute a read array command or reset the flash memory.
succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no
interrupt or DMA transfer will be executed during the interval.
the count source is going to be switched must be oscillating stably.
Transfer CPU rewrite mode control
program to internal RAM
program in this RAM)
program in this RAM)
Program in ROM
mode, or boot mode
Program in ROM
Start
Start
*1
*1
16
and bits 6 and 7 at address 0007
Set flash memory power supply-OFF bit to “1”
(by writing “0” and then “1” in succession)(Note 1)
X
16
16
IN
Execute read array command or reset flash
memory by setting flash memory reset bit (by
writing “1” and then “0” in succession) (Note 3)
Set flash memory power supply-OFF bit to “0”
Wait time until the internal circuit stabilizes
(Set NOP instruction about twice)
) = “0” (without internal access wait state)
) = “1” (with internal access wait state)
Switch the count source of BCLK.
X
IN
Set CPU rewrite mode select bit to “1” (by
writing “0” and then “1” in succession)(Note 2)
(Boot mode only)
Write “0” to user ROM area select bit (Note 4)
Switch the count source of BCLK (Note 2)
oscillating
Using software command execute erase,
program, or other operation
(Set lock bit disable bit as required)
IN
Write “0” to CPU rewrite mode select bit
to X
stop. (Note 2)
(Boot mode only)
Set user ROM area select bit to “1”
CIN
Process of low speed mode
Program in RAM
or vice versa, the clock to which
16
Program in RAM
):
Wait until the X
End
*1
End
*1
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
IN
has stabilized
M16C / 62A Group
Mitsubishi microcomputers

Related parts for M30622SAFP