AK4340ET AKM [Asahi Kasei Microsystems], AK4340ET Datasheet
AK4340ET
Available stocks
Related parts for AK4340ET
AK4340ET Summary of contents
Page 1
ASAHI KASEI 192kHz 24-Bit Stereo ∆Σ DAC with 2Vrms Output The AK4340 offers the ideal features for consumer systems that require a 2Vrms audio output. Using AKM's multi bit architecture for its modulator the AK4340 delivers a wide dynamic range ...
Page 2
... ASAHI KASEI Ordering Guide -20 ∼ +85°C AK4340ET AKD4340 Evaluation board for AK4340 Pin Layout MCLK BICK SDTI LRCK PDN SMUTE/CSN ACKS/CCLK DIF0/CDTI Rev.0.6 AKM CONFIDENTIAL 16pin TSSOP (0.65mm pitch Top View [AK4340] 16 GAIN TEST 15 P/S 14 VDD 13 VSS ...
Page 3
ASAHI KASEI No. Pin Name I/O 1 MCLK I 2 BICK I 3 SDTI I 4 LRCK I 5 PDN I SMUTE I 6 CSN I ACKS I 7 CCLK I DIF0 I 8 CDTI I 9 AOUTR O 10 ...
Page 4
ASAHI KASEI (VSS=0V; Note 1) Parameter Power Supply DAC Output Buffer Input Current (any pins except for supplies) Input Voltage Ambient Operating Temperature Storage Temperature Note 1. All voltages with respect to ground. WARNING: Operation at or beyond these limits ...
Page 5
ASAHI KASEI (Ta=25°C; VDD=+5.0VV; HVEE=-5.0V; fs=44.1kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Input Data; Measurement frequency=20Hz ∼ 20kHz; R Parameter Resolution Dynamic Characteristics THD+N fs=44.1kHz BW=20kHz fs=96kHz BW=40kHz fs=192kHz BW=40kHz Dynamic Range (-60dBFS with A-weighted) S/N (A-weighted) Interchannel Isolation (1kHz) Interchannel Gain ...
Page 6
ASAHI KASEI (Ta = 25°C; VDD = +4.5 ∼ +5.5V, HVEE = -13.2 ∼ -4.5V 44.1kHz, DEM = OFF) Parameter Digital filter ±0.05dB (Note 9) Passband -6.0dB Stopband (Note 9) Passband Ripple Stopband Attenuation Group Delay (Note 10) ...
Page 7
ASAHI KASEI (Ta=25°C; VDD = +4.5 ∼ +5.5V, HVEE = -13.2 ∼ -4.5V) Parameter Master Clock Frequency Duty Cycle LRCK Frequency Normal Speed Mode Double Speed Mode Quad Speed Mode Duty Cycle Audio Interface Timing BICK Period Normal Speed Mode ...
Page 8
ASAHI KASEI Timing Diagram MCLK tCLKH LRCK BICK tBCKH LRCK tBLR BICK SDTI Rev.0.6 AKM CONFIDENTIAL 1/fCLK tCLKL dCLK=tCLKH x fCLK, tCLKL x fCLK 1/fs tBCK tBCKL Figure 1. Clock Timing tLRB tSDS tSDH Figure 2. Serial Interface Timing - ...
Page 9
ASAHI KASEI CSN tCSS CCLK CDTI C1 CSN CCLK CDTI D3 PDN Rev.0.6 AKM CONFIDENTIAL tCCKL tCCKH tCDS tCDH C0 R/W Figure 3. WRITE Command Input Timing Figure 4. WRITE Data Input Timing tPD Figure 5. Power-down ...
Page 10
ASAHI KASEI System Clock The AK4340 requires MCLK, BICK and LRCK external clocks. The master clock (MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the ...
Page 11
ASAHI KASEI Table 3. Sampling Speed (Auto Setting Mode: Default at Serial control mode) LRCK fs 128fs 192fs 32.0kHz - - 44.1kHz - - 48.0kHz - - 88.2kHz - - 96.0kHz - - 176.4kHz 22.5792 33.8688 192.0kHz 24.5760 36.8640 Table ...
Page 12
ASAHI KASEI LRCK BICK (32fs) SDTI Mode BICK (64fs) SDTI Don’t care Mode 0 15:MSB, 0:LSB Lch Data LRCK BICK (64fs) SDTI Don’t care Mode ...
Page 13
ASAHI KASEI LRCK BICK (64fs) SDTI 23 22 23:MSB, 0:LSB De-emphasis Filter A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates (tc = 50/15µs) and is enabled or disabled with DEM0 and ...
Page 14
ASAHI KASEI Output Gain Setting Outputs level of AOUTL/AOUTR pin can be selected by GAIN pin. GAIN pin L H Soft Mute Operation Soft mute operation is performed in digital domain. When the SMUTE bit (SMUTE pin) goes to “1”(“H”), ...
Page 15
ASAHI KASEI Mode Control Interface Some function of the AK4340 can be controlled by pins (parallel control mode) shown in Table 11. The serial control interface is enabled by the P/S pin = “L”. Internal registers may be written to ...
Page 16
ASAHI KASEI Register Definitions Addr Register Name D7 00H Control 1 ACKS default 1 RSTN: Internal timing reset control 0: Reset. All registers are not initialized. 1: Normal Operation When MCLK frequency or DFS changes, the click noise can be ...
Page 17
ASAHI KASEI Addr Register Name D7 02H Control 3 0 default 0 INVR: Inverting Lch Output Polarity 0: Normal Output 1: Inverted Output INVL: Inverting Rch Output Polarity 0: Normal Output 1: Inverted Output Addr Register Name D7 03H Lch ...
Page 18
ASAHI KASEI Figure 13 and Figure 14 show the system connection diagram. An evaluation board (AKD4340) is available in order to allow an easy study on the layout of a surround circuit. Master Clock 64fs 24bit Audio Data fs Reset ...
Page 19
ASAHI KASEI 1. Grounding and Power Supply Decoupling VDD, HVEE and VSS are supplied from analog supply and should be separated from system digital supply. Decoupling capacitor, especially 0.1µF ceramic capacitor for high frequency should be placed as near to ...
Page 20
ASAHI KASEI 16pin TSSOP (Unit: mm) *5.0±0 0.22 ± 0.1 0.13 M Seating Plane NOTE: Dimension "*" does not include mold flash. Package & Lead frame material Package molding compound: Lead frame material: Lead frame surface treatment: Rev.0.6 ...
Page 21
ASAHI KASEI • These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. • AKM assumes ...