EP5362Q ENPIRION [Enpirion, Inc.], EP5362Q Datasheet
EP5362Q
Available stocks
Related parts for EP5362Q
EP5362Q Summary of contents
Page 1
... Dynamically adjustable output • Designed for Low noise/EMI • Short circuit, UVLO, and thermal protection *Optimized PCB layout Gerber files downloadable from the Enpirion website to assure first pass design success. 03132 EP5352Q/EP5362Q/EP5382Q 500/600/800mA Synchronous Buck Regulators V IN Product Overview The Ultra-Low-Profile EP53X2Q product family is targeted to applications where board area and profile are critical ...
Page 2
... Thermal Characteristics PARAMETER Thermal Resistance: Junction to Ambient (0 LFM) Thermal Resistance: Junction to Case (0 LFM) Thermal Shutdown Thermal Shutdown Hysteresis Electrical Characteristics NOTE 25°C unless otherwise noted. Typical values are at VIN = 3.6V. A EP5352QI, EP5362QI 2.2μ EP5382QI 4.7μF, C =10uF. IN OUT PARAMETER SYMBOL Operating Input Voltage ...
Page 3
... TEST CONDITIONS EP5352Q EP5362Q EP5382Q Enable = Low No switching 2.4V ≤ V ≤ 5.5V, IN 0.6V ≤ V ≤ V – 0.6V OUT IN Pin = Low Pin = High Logic Low Logic High V = 3.6V IN Vout = 3. 4/28/2009 EP5382Q/EP5362Q/EP5352Q MIN TYP MAX UNITS 500 mA 600 mA 800 mA μA 0.75 μA 800 1 0.0 0 ...
Page 4
... ENABLE (Pin 20): Output enable. Enable = logic high, disable = logic low. Logic low is defined HIGH values is indeterminate. to the output Thermal Pad. Thermal pad to remove heat from package. Connect to surface ground pad and PCB internal ground plane. 4 4/28/2009 EP5382Q/EP5362Q/EP5352Q V Thermal 1 IN Pad GND 3 GND ...
Page 5
... Functional Block Diagram UVLO Thermal Limit Current Limit ENABLE Soft Start (-) PWM Comp (+) Sawtooth Generator Figure 4. Functional block diagram. ©Enpirion 2009 all rights reserved, E&OE 03132 EP5382Q/EP5362Q/EP5352Q P-Drive Logic N-Drive Compensation Network (-) Switch Error Amp (+) DAC Voltage VREF Select VS0 VS1 VS2 ...
Page 6
... I I Load Load 500mA/Div 500mA/Div load load Output Ripple Output Ripple V V out out 10mV/Div 10mV/Div 6 4/28/2009 EP5382Q/EP5362Q/EP5352Q Efficiency vs Output Current Efficiency vs Output Current 3.3V = 3.3V OUT OUT 3.0V = 3.0V OUT OUT 2.7V = 2.7V OUT OUT 2.5V = 2.5V OUT OUT ...
Page 7
... FET is turned off and the N-FET is turned on, pulling V for a period of 1mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat in a “hiccup” mode. 7 4/28/2009 EP5382Q/EP5362Q/EP5352Q ramp rate to levels that are safe for low. This condition is maintained OUT www.enpirion.com Rev:B ...
Page 8
... External Voltage Divider As described above, the external voltage divider option is chosen by connecting the VS0, VS1, and VS2 pins The EP53x2Q uses a separate feedback pin when using the external divider. VSENSE FB must be connected to V Figure 5. 8 4/28/2009 EP5382Q/EP5362Q/EP5352Q VS1 VS0 V OUT ...
Page 9
... Dynamic transitioning between internal VID settings and the external divider is not allowed. Input and Output Capacitors The input capacitance requirement is as follows: EP5352Q, EP5362Q = 2.2uF EP5382Q = 4.7uF Enpirion recommends that a low ESR MLCC capacitor be used. The input capacitor must use a X5R or X7R or equivalent dielectric © ...
Page 10
... Recommendation 6: As with any switch-mode DC/DC converter, do not run sensitive signal or control lines underneath the converter package. Figure 6 shows an example schematic for the EP53x2Q using the internal voltage select. In this example, the device is set ©Enpirion 2009 all rights reserved, E&OE 03132 of 1.2V (VS2=0, VS1=1, VS0=1). OUT 10 4/28/2009 EP5382Q/EP5362Q/EP5352Q www.enpirion.com Rev:B ...
Page 11
... E&OE 03132 VS2 VS1 OUT 4.7uF/2.2uF 10μ VS2 VS1 NC 8 VS0 19 ENABLE OUT 4.7uF 10μF 11 4/28/2009 EP5382Q/EP5362Q/EP5352Q V OUT Rb=60K Ra=200K V OUT www.enpirion.com Rev:B ...
Page 12
... JEDEC requirements for lead frame package construction (JEDEC MO-220, Issue J, Date May 2005). The separation between the large thermal pad and the nearest adjacent metal pad or pin is a minimum of 0.20mm, including tolerances. This is shown in Figure 10. ©Enpirion 2009 all rights reserved, E&OE 03132 EP5382Q/EP5362Q/EP5352Q ...
Page 13
... PCB. JEDEC minimum separation = 0.20 JEDEC minimum separation = 0.20 Figure 10. Exposed pad clearances; the Enpirion lead frame package complies with JEDEC requirements. ©Enpirion 2009 all rights reserved, E&OE 03132 0.25 0.25 0.25 0.25 0.20 0.20 0.20 0.20 0.20 0.20 13 4/28/2009 EP5382Q/EP5362Q/EP5352Q Thermal Pad. Connect to Ground plane www.enpirion.com Rev:B ...
Page 14
... Figure 11. Recommended PCB Solder Mask Openings. ©Enpirion 2009 all rights reserved, E&OE 03132 EP5382Q/EP5362Q/EP5352Q 14 4/28/2009 www.enpirion.com Rev:B ...
Page 15
... Figure 12. Package mechanical dimensions. ©Enpirion 2009 all rights reserved, E&OE 03132 EP5382Q/EP5362Q/EP5352Q 15 4/28/2009 www.enpirion.com Rev:B ...
Page 16
... Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion. ©Enpirion 2009 all rights reserved, E&OE 03132 EP5382Q/EP5362Q/EP5352Q 16 4/28/2009 www.enpirion.com Rev:B ...