M30622 Mitsubishi, M30622 Datasheet - Page 134

no-image

M30622

Manufacturer Part Number
M30622
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
Mitsubishi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622-109GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622ECFP
Manufacturer:
INFINEON
Quantity:
607
Part Number:
M30622ECFP
Manufacturer:
ST
0
Part Number:
M30622EECFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PA04GP
Manufacturer:
MIT
Quantity:
105
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622F8PFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PFP#D5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFPD5
Manufacturer:
RENESAS
Quantity:
893
Part Number:
M30622F8PFPU3C
Manufacturer:
RENESAS
Quantity:
5 002
Part Number:
M30622F8PFPU5U
Manufacturer:
STM
Quantity:
4 667
Part Number:
M30622F8PGP
Manufacturer:
MIT
Quantity:
20 000
Clock asynchronous serial I/O (UART) mode
Figure 1.19.20. Detection timing of a bus collision (in UART mode)
Figure 1.19.19. Timing for switching serial data logic, and I/O polarity reverse
(c) Function for switching serial data logic (UART2)
(d) TxD, RxD I/O polarity reverse function (UART2)
(e) Bus collision detection function (UART2)
When the data logic select bit (bit 6 of address 037D
transmission buffer register or reading the reception buffer register. Figure 1.19.19 shows the ex-
ample of timing for switching serial data logic.
This function is to reverse T
(including the start bit, stop bit(s), and parity bit) is reversed. Set this function to “0” (not to reverse) for
usual use. Figure 1.19.19 shows the example of timing for I/O polarity reverse.
This function is to sample the output level of the T
edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.19.20
shows the example of detection timing of a buss collision (in UART mode).
interrupt request signal
Bus collision detection
Tentative Specifications REV.A
Bus collision detection
interrupt request bit
S
No polarity reverse
No polarity reverse
No logic reverse
• When LSB first, parity enabled, one stop bit
Polarity reverse
pecifications in this manual are tentative and subject to change.
Transfer clock
No logic reverse
Polarity reverse
Logic reverse
Transfer clock
Logic reverse
TxD
TxD
TxD
TxD
2
2
2
RxD
TxD
2
2
2
“H”
“H”
“H”
“H”
“H”
“L”
“L”
“L”
“L”
“L”
“H”
“H”
“H”
“L”
“L”
“L”
“1”
“0”
“1”
“0”
X
D pin output and R
ST
ST
ST
ST
D0
D0
D0
D0
ST
ST
D1
D1
D1
D1
134
D2
D2
D2
D2
X
D pin input. The level of any data to be input or output
X
D pin and the input level of the R
D3
D3
D3
D3
16
) is assigned 1, data is inverted in writing to the
D4
D4
D4
D4
D5
D5
D5
D5
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
D6
D6
D6
D6
D7
D7
D7
D7
Mitsubishi microcomputers
ST : Start bit
P : Even parity
SP : Stop bit
P
P
P
P
M16C / 62T Group
SP
SP
X
D pin at the rising
SP
SP
SP
SP
ST : Start bit
SP : Stop bit

Related parts for M30622