M30622 Mitsubishi, M30622 Datasheet - Page 142

no-image

M30622

Manufacturer Part Number
M30622
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
Mitsubishi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622-109GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622ECFP
Manufacturer:
INFINEON
Quantity:
607
Part Number:
M30622ECFP
Manufacturer:
ST
0
Part Number:
M30622EECFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PA04GP
Manufacturer:
MIT
Quantity:
105
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622F8PFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PFP#D5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFPD5
Manufacturer:
RENESAS
Quantity:
893
Part Number:
M30622F8PFPU3C
Manufacturer:
RENESAS
Quantity:
5 002
Part Number:
M30622F8PFPU5U
Manufacturer:
STM
Quantity:
4 667
Part Number:
M30622F8PGP
Manufacturer:
MIT
Quantity:
20 000
UART2 Special Mode Register
Figure 1.19.27. Some other functions added
Some other functions added are explained here. Figure 1.19.27 shows their workings.
Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The
bus collision detect interrupt occurs when the RxD
mity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to “0”. If
this bit is set to “1”, the nonconformity is detected at the timing of the overflow of timer A0 rather than at
the rising edge of the transfer clock.
Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable
bit. Setting this bit to “1” automatically resets the transmit enable bit to “0” when “1” is set in the bus
collision detect interrupt request bit (nonconformity).
Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit
to “1” starts the TxD transmission in synchronization with the falling edge of the RxD terminal.
1. Bus collision detect sampling clock select bit (Bit 4 of the UART2 special mode register)
2. Auto clear function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)
3. Transmit start condition select bit (Bit 6 of the UART2 special mode register)
TxD/RxD
With "1: falling edge of RxD
CLK
Timer A0
0: In normal state
CLK
TxD/RxD
Bus collision
detect interrupt
request bit
Transmit
enable bit
Tentative Specifications REV.A
CLK
TxD
RxD
CLK
TxD
S
pecifications in this manual are tentative and subject to change.
Enabling transmission
0: Rising edges of the transfer clock
Note 1: In M30623(80-pin package), P7
2
" selected
142
2
level and TxD
2
/CLK
2
2
is not connected to external pin.
level do not match, but the nonconfor-
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Mitsubishi microcomputers
1: Timer A0 overflow
M16C / 62T Group

Related parts for M30622