ispPAC-CLK55xx Lattice Semiconductor, ispPAC-CLK55xx Datasheet
ispPAC-CLK55xx
Related parts for ispPAC-CLK55xx
ispPAC-CLK55xx Summary of contents
Page 1
... Input Available only on ispClock 5520 © 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...
Page 2
... Lattice Semiconductor General Description and Overview The ispClock5510 and ispClock5520 are in-system-programmable high-fanout PLL-based clock drivers designed for use in high performance communications and computing applications. The ispClock5510 provides sin- gle-ended or five differential clock outputs, while the ispClock5520 provides single-ended or 10 differential clock outputs. Each pair of outputs may be independently confi ...
Page 3
... Lattice Semiconductor Figure 2. ispClock5520 Functional Block Diagram PS0 PS1 Profile Select Control REFSEL REFA+ INPUT REFA- DIVIDER 0 M REFVTT (1-32) 1 REFB+ REFB- FEEDBACK N DIVIDER (1-32) JTAG INTERFACE TDI TMS LOCK RESET PLL_BYPASS SGATE GOE OUTPUT ENABLE CONTROLS LOCK DETECT 1 PHASE LOOP ...
Page 4
... Lattice Semiconductor Absolute Maximum Ratings Core Supply Voltage -0.5 to 5.5V CCD PLL Supply Voltage -0.5 to 5.5V CCA JTAG Supply Voltage -0.5 to 5.5V CCJ Output Driver Supply Voltage V CCO Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 4.5V 1 Output Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 4.5V Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to 150°C Junction Temperature with power supplied . . . . . . . . . . . . . . . . . . . -40 to 130°C 1 ...
Page 5
... Lattice Semiconductor Performance Characteristics – Power Supply Symbol Parameter I Core Supply Current CCD I Analog Supply Current CCA Output Driver Supply Current I CCO (per Bank) I JTAG I/O Supply Current (static) CCJ 1. Supply current consumed by each bank, both outputs active, 18pF load, 320MHz output frequency. ...
Page 6
... Lattice Semiconductor DC Electrical Characteristics – Differential LVPECL Symbol Parameter V Input Voltage High IH V Input Voltage Low Output High Voltage Output Low Voltage OL 1. 100Ω differential termination. DC Electrical Characteristics – Input/Output Loading Symbol Parameter I Input Leakage LK I Input Pull-up Current ...
Page 7
... Lattice Semiconductor Switching Characteristics – Timing Adders for I/O Modes Adder Type Base Parameter( Input Adders IOI LVTTL_in LVCMOS18_in LVCMOS25_in LVCMOS33_in SSTL2_in SSTL3_in HSTL_in LVDS_in LVPECL_in Output Adders IOO LVTTL_out LVCMOS18_out LVCMOS25_out LVCMOS33_out SSTL2_out SSTL3_out HSTL_out LVDS_out LVPECL_out 1 t Output Slew Rate Adders ...
Page 8
... Lattice Semiconductor Output Test Loads Figures 3-5 show the equivalent termination loads used to measure rise/fall times, output timing adders and other selected parameters as noted in the various tables of this data sheet. Figure 3. CMOS Termination Load Figure 4. HSTL/SSTL Termination Load ≈20Ω (HSTL) 40Ω (SSTL) Figure 5. LVDS/LVPECL Termination Load Z=50Ω ...
Page 9
... Lattice Semiconductor Programmable Input and Output Termination Characteristics Symbol Parameter R Input Resistance IN C Input Capacitance IN R Output Resistance OUT Conditions Rin=40Ω setting Rin=45Ω setting Rin=50Ω setting Rin=55Ω setting Rin=60Ω setting Rin=65Ω setting Rin=70Ω setting Rout≈ ...
Page 10
... Lattice Semiconductor Performance Characteristics – PLL Symbol Parameter Reference input frequency f REF range t Reference input clock HIGH and CLOCKHI, t LOW times CLOCKLO t RINP, Input rise and fall times t FINP M M-divider range DIV N N-Divider range DIV Phase detector input frequency f PFD 2 range ...
Page 11
... Lattice Semiconductor Timing Specifications Skew Matching Symbol Parameter t Output-output Skew SKEW Programmable Skew Control Symbol Parameter t Skew Control Range SKRANGE SK Skew Steps per range STEPS 2 t Skew Step Size SKSTEP t Skew Time Accuracy SKERR 1. Skew control range is a function of VCO frequency (f ...
Page 12
... Lattice Semiconductor Timing Specifications (Cont.) Boundary Scan Logic Symbol t TCK (BSCAN Test) Clock Cycle BTCP t TCK (BSCAN Test) Pulse Width High BTCH t TCK (BSCAN Test) Pulse Width Low BTCL t TCK (BSCAN Test) Setup Time BTSU t TCK (BSCAN Test) Hold Time ...
Page 13
... Lattice Semiconductor Timing Diagrams Figure 7. Erase (User Erase or Erase All) Timing Diagram VIH TMS VIL SU1 SU1 CKH GKL VIH TCK VIL State Update-IR Run-Test/Idle (Erase) Figure 8. Programming Timing Diagram VIH TMS VIL t t SU1 H t CKH VIH TCK ...
Page 14
... Lattice Semiconductor Typical Performance Characteristics I vs. f CCD (Normalized to 640MHz) 1.2 1 0.8 0.6 0.4 0.2 0 300 400 500 f (MHz) VCO Typical Skew Error vs. Setting (Skew Mode = FINE, f 100 -25 -50 -75 -100 Skew Setting # Detailed Description PLL Subsystem The ispClock5500 provides an integrated phase-locked-loop (PLL) which may be used to generate output clock signals at lower, higher, or the same frequency as a user-supplied input reference signal. The core functions of the PLL are an edge-sensitive phase detector, a programmable loop fi ...
Page 15
... Lattice Semiconductor match. The option of which mode to use is programmable and may be set using PAC-Designer software (available from Lattice’s web site at www.latticesemi.com). In phase-lock mode the lock detector asserts the LOCK signal as soon as a lock condition is determined. In fre- quency-lock mode, however, the PLL must locked condition for a set number of phase detector cycles before the LOCK signal will be asserted ...
Page 16
... Lattice Semiconductor The choice of loop filter parameters can have significant effects on settling time, output jitter, and whether the PLL will be fundamentally stable and be able to lock to an incoming signal. The values recommended in Table 2 were chosen to provide maximum loop stability while still providing exceptional jitter performance. Please note that when the skew mode is set to ‘ ...
Page 17
... Lattice Semiconductor Table 3. Nominal Output Duty Cycle vs. V Divider Setting V DC PLL_BYPASS Mode The PLL_BYPASS mode is provided so that input reference signals can be coupled through to the outputs without using the PLL functions. When PLL_BYPASS mode is enabled (PLL_BYPASS=HIGH), the output of the M divider is routed directly to the inputs of the V dividers ...
Page 18
... Lattice Semiconductor Figure 12. ispClock5500 Clock Reference Input Structure (REFA+/- Pair Shown) ispClock5500 REFA+ REFA REFVTT The following usage guidelines are suggested for interfacing to supported logic families. LVTTL (3.3V), LVCMOS (1.8V, 2.5V, 3.3V) The receiver should be set to LVCMOS or LVTTL mode, and the input signal should be connected to the ‘+’ termi- nal of the input pair (e.g. REFA+). The ‘ ...
Page 19
... Lattice Semiconductor One important point to note is that the termination supplies must have low impedance and be able to both source and sink current without experiencing fluctuations. These requirements generally preclude the use of a resistive divider network, which has an impedance comparable to the resistors used commodity-type linear voltage regulators, which can only source current. The best way to develop the necessary termination voltages is with a regulator specifi ...
Page 20
... Lattice Semiconductor LVDS/Differential LVPECL The receiver should be set to LVDS or LVPECL mode as required and both termination resistors should be engaged and set to 50Ω. The REFVTT pin, however, should be left unconnected. This creates a floating 100Ω dif- ferential termination resistance across the input terminals. The LVDS termination configuration is shown in Figure 16. Figure 16. LVDS Input Receiver Confi ...
Page 21
... Lattice Semiconductor Please note that while the above discussions specify using 50Ω termination impedances, the actual impedance required to properly terminate the transmission line and maintain good signal integrity may vary from this ideal. The actual impedance required will be a function of the driver used to generate the signal and the transmission medium used (PCB traces, connectors and cabling). The ispClock5500’ ...
Page 22
... Lattice Semiconductor Each of the ispClock5500’s output driver banks can be configured to support the following logic outputs: • LVTTL • LVCMOS (1.8V, 2.5V, 3.3V) • SSTL2 • SSTL3 • HSTL • LVDS • Differential LVPECL (3.3V) To provide LVTTL, LVCMOS, SSTL2, SSTL3, and HSTL outputs, the CMOS output drivers in each bank are enabled. These circuits provide logic outputs which swing from ground to the VCCO supply rail. The choice of VCCO to be supplied to a given bank is determined by the logic standard to which that bank is confi ...
Page 23
... In applications where a majority of the ispClock5510 or ispClock5520’s outputs are active and operating at or near maximum output frequency (320 MHz), package thermal limitations may need to be considered to ensure a suc- cessful design. Thermal characteristics of the packages employed by Lattice Semiconductor may be found in the document Thermal Management which may be obtained at www.latticesemi.com. ...
Page 24
... Lattice Semiconductor With a maximum recommended operating junction temperature (T maximum allowable ambient temperature ( AMAX where Θ °C/W in still air for the ispClock5520’s TQFP100 package. JA The above analysis represents the worst-case scenario. Significant improvement in maximum ambient operating temperature can be realized with additional cooling. Providing a 200 LFM (Linear Feet per Minute) airflow reduces to 29° ...
Page 25
... Lattice Semiconductor Figure 22b shows another derating curve, derived under the assumption that the output frequency is 100MHz. For many applications, 100MHz outputs will be a more realistic scenario. Comparing the maximum temperature limits of Figure 22b with Figure 22a, one can see that significantly higher operating temperatures are possible in LVC- MOS 3 ...
Page 26
... Lattice Semiconductor Table 6. SGATE Function SGATE Bank Controlled by SGATE Skew Control Units Each of the ispClock5500’s clock outputs is supported by a skew control unit which allows the user to insert an indi- vidually programmable delay into each output signal. This feature is useful when it is necessary to de-skew clock signals to compensate for physical length variations among different PCB clock paths. Unlike the skew adjustment features provided in many competing products, the ispClock5500’ ...
Page 27
... Lattice Semiconductor Figure 23. Additional Factor-of-2 Division in Coarse Mode VCO When one moves from fine skew mode to coarse skew mode with a given divider configuration, the VCO frequency will attempt to double to compensate for the additional divide-by-2 stage. Because the f however, one must modify the V-divider settings to bring f 640MHz). This can be accomplished by dividing all V-divider settings by two. All output frequencies will remain unchanged from what they were in fi ...
Page 28
... Lattice Semiconductor One can also program a user-defined skew between two outputs using the skew control units. Because the pro- grammable skew is derived from the VCO frequency, as described in the previous section, the absolute skew is very accurate. The typical error for any non-zero skew setting is given by the t one is in fi ...
Page 29
... Lattice Semiconductor • PLL Loop filter settings • Output Skew settings Input/Output logic configuration (logic family, I/O impedance, slew rate) is independent of the profile selected. When a profile is changed by changing the values of the PS0 and PS1 inputs necessary to assert a RESET signal to the ispClock5500 to restart the PLL and resynchronize all the internal dividers ...
Page 30
... Lattice Semiconductor In-System Programming The ispClock5500 is an In-System Programmable (ISP™) device. This is accomplished by integrating all E configuration control logic on-chip. Programming is performed through a 4-wire, IEEE 1149.1 compliant serial JTAG interface at normal logic levels. Once a device is programmed, all configuration information is stored on-chip, in ...
Page 31
... Lattice Semiconductor IEEE Standard 1149.1 Interface (JTAG) Serial Port Programming Interface Communication with the ispClock5500 is facilitated via an IEEE 1149.1 test access port (TAP used by the ispClock5500 both as a serial programming interface, and for boundary scan test purposes. A brief description of the ispClock5500 JTAG interface follows. For complete details of the reference specifi ...
Page 32
... Lattice Semiconductor Test/Idle, Shift-Data-Register, Pause-Data-Register, Shift-Instruction-Register and Pause-Instruction-Register. But there is only one steady state for the condition when TMS is set high: the Test-Logic-Reset state. This allows a reset of the test logic within five TCKs or less by keeping the TMS input high. Test-Logic-Reset is the power-on default state ...
Page 33
... Lattice Semiconductor facturer to determine. The instruction word length is not mandated other than minimum of two bits, with only the BYPASS and EXTEST instruction code patterns being specifically called out (all ones and all zeroes respec- tively). The ispClock5000 contains the required minimum instruction set as well as one from the optional instruction set. In addition, there are several proprietary instructions that allow the device to be confi ...
Page 34
... MSB XXXX / 0000 0001 0101 0000 / 0000 0100 001 / 1 JEDEC Manufacturer Part Number Identity Code for (16 bits) Lattice Semiconductor 0150h = ispClock5520 (11 bits) (3.3V version) 2 CMOS bits in the device, including those the UES data and elec- 34 ispClock5500 Family Data Sheet LSB Constant ‘ ...
Page 35
... Lattice Semiconductor VERIFY – This instruction loads data from the E shifted out. The device must already be in programming mode for this instruction to execute. VERIFY_INCR – This instruction copies the E umn register and then auto-increments the value of the address register. The device must already be in program- ming mode for this instruction to execute. DISCHARGE – ...
Page 36
... Lattice Semiconductor Pin Descriptions Pin Name Description VCCO_0 Output Driver ‘0’ VCC VCCO_1 Output Driver ‘1’ VCC VCCO_2 Output Driver ‘2’ VCC VCCO_3 Output Driver ‘3’ VCC VCCO_4 Output Driver ‘4’ VCC VCCO_5 Output Driver ‘5’ VCC VCCO_6 Output Driver ‘ ...
Page 37
... Lattice Semiconductor Pin Descriptions (Continued) Pin Name Description VCCD Digital Core VCC GNDD Digital GND VCCJ JTAG interface VCC REFA+ Clock Reference A positive input REFA- Clock Reference A negative input REFB+ Clock Reference B positive input REFB- Clock Reference B negative input REFSEL Clock Reference Select input (LVCMOS) ...
Page 38
... Lattice Semiconductor VCCA, GNDA – These pins provide analog supply and ground for the ispClock5500 family’s internal analog cir- cuitry, and should be bypassed with a 0.1uF capacitor as close to the pins as is practical. To improve noise immu- nity suggested that the supply to the VCCA pin be isolated from other circuitry with a ferrite bead. ...
Page 39
... Lattice Semiconductor Package Diagrams 48-Pin TQFP (Dimensions in Millimeters) PIN 1 INDICATOR 0. SECTION NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5 - 1982. 2. ALL DIMENSIONS ARE IN MILLIMETERS. DATUMS A, B AND DETERMINED AT DATUM PLANE H. ...
Page 40
... Lattice Semiconductor 100-Pin TQFP (Dimensions in Millimeters) PIN 1 INDICATOR TOP VIEW SECTION B-B NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5 - 1982. 2. ALL DIMENSIONS ARE IN MILLIMETERS. DATUMS A, B AND DETERMINED AT DATUM PLANE DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ...
Page 41
... Lattice Semiconductor Part Number Description ispPAC-CLK55XX XXXX X Device Family Device Number CLK5510 CLK5520 Ordering Information Conventional Packaging Part Number ispPAC-CLK5510V-01T48C ispPAC-CLK5520V-01T100C Part Number ispPAC-CLK5510V-01T48I ispPAC-CLK5520V-01T100I Lead-Free Packaging Part Number ispPAC-CLK5510V-01TN48C ispPAC-CLK5520V-01TN100C Part Number ispPAC-CLK5510V-01TN48I ispPAC-CLK5520V-01TN100I Commercial Clock Outputs Supply Voltage 10 3 ...
Page 42
... TQFP VCCO_0 BANK_0B BANK_0A GNDO_0 VCCO_1 BANK_1B BANK_1A GNDO_1 VCCO_2 BANK_2B BANK_2A GNDO_2 ispClock5500 Family Data Sheet ispPAC CLK5510V-01T48C VCCJ TDO LOCK VCCD GNDO_4 BANK_4A BANK_4B VCCO_4 ...
Page 43
... VCCO_1 7 BANK_1B 8 BANK_1A 9 GNDO_1 10 VCCO_2 11 BANK_2B 12 BANK_2A 13 GNDO_2 14 VCCO_3 15 BANK_3B 16 BANK_3A 17 GNDO_3 18 VCCO_4 19 BANK_4B 20 BANK_4A 21 GNDO_4 22 n/c 23 n/c 24 n/c 25 ispPAC-CLK5520V-01T100C 43 ispClock5500 Family Data Sheet 75 n/c 74 VCCJ 73 TDO 72 LOCK 71 VCCD 70 GNDO_9 69 BANK_9A 68 BANK_9B 67 VCCO_9 66 GNDO_8 65 BANK_8A 64 BANK_8B 63 VCCO_8 62 GNDO_7 61 BANK_7A 60 BANK_7B 59 VCCO_7 58 GNDO_6 ...