PSD913212JIT ST Microelectronics, PSD913212JIT Datasheet
PSD913212JIT
Related parts for PSD913212JIT
PSD913212JIT Summary of contents
Page 1
Flash In-System Programmable (ISP) Peripherals FEATURES SUMMARY Single Supply Voltage: – 5 V±10% for PSD9xxF2 – 3.3 V±10% for PSD9xxF2 2Mbit of Primary Flash Memory (8 uniform sectors) 256Kbit Secondary Flash Memory (4 uniform sectors 256Kbit ...
Page 2
Configurable Memory System on a Chip for 8-Bit Microcontrollers Introduction....................................................................................................................................................................1 In-System Programming (ISP) JTAG....................................................................................................................2 In-Application Programming (IAP) ........................................................................................................................2 Key Features .................................................................................................................................................................3 Block Diagram ...............................................................................................................................................................4 PSD9XX Family.............................................................................................................................................................5 Architectural Overview...................................................................................................................................................6 Memory .................................................................................................................................................................6 Page Register .......................................................................................................................................................6 PLDs .....................................................................................................................................................................6 I/O Ports................................................................................................................................................................7 Microcontroller Bus Interface ...
Page 3
PSD913F2 Configurable Memory System on a Chip for 8-Bit Microcontrollers Power Management............................................................................................................................................54 Automatic Power Down (APD) Unit and Power Down Mode ........................................................................54 Other Power Savings Options.......................................................................................................................58 Reset and Power On Requirement ...............................................................................................................59 Programming In-Circuit using the JTAG Interface ..............................................................................................60 Standard ...
Page 4
Configurable Memory System on a Chip for 8-Bit Microcontrollers Timing Diagrams .........................................................................................................................................................77 Pin Capacitance ..........................................................................................................................................................81 AC Testing Input/Output Waveforms...........................................................................................................................81 AC Testing Load Circuit...............................................................................................................................................81 Programming ...............................................................................................................................................................81 Pin Assignments..........................................................................................................................................................82 Package Information....................................................................................................................................................84 Selector Guide.............................................................................................................................................................87 Part Number Construction ...........................................................................................................................................87 Ordering Information....................................................................................................................................................88 Document Revisions....................................................................................................................................................89 iii ...
Page 5
Preliminary Information 1.0 The PSD9XX family of Programmable System Devices (for 8-bit microcontrollers) brings In-System-Programmability (ISP) to Flash memory and programmable logic. The result is a Introduction simple and flexible solution for embedded designs. PSD9XX devices combine many of the ...
Page 6
PSD9XX Family 1.0 The PSD9XX family offers two methods to program PSD Flash memory while the PSD is soldered to a circuit board. Introduction (Cont.) In-System Programming (ISP) JTAG An IEEE 1149.1 compliant JTAG interface is included on the PSD ...
Page 7
Preliminary Information 2.0 A simple interface to 8-bit microcontrollers that use either multiplexed or non-multiplexed busses. The bus interface logic uses the control signals generated by Key Features the microcontroller automatically when the address is decoded and a read or ...
Page 8
PSD9XX Family Figure 1. PSD9XX Block Diagram 4 Preliminary Information ...
Page 9
Preliminary Information 4.0 There are 2 variants in the PSD9XX family. All PSD9XX devices provide these base features Mbit main Flash Memory, JTAG port, GPLD, DPLD, power management, PSD9XX and 27 I/O pins. The following table summarizes ...
Page 10
PSD9XX Family 5.0 PSD9XX devices contain several major functional blocks. Figure 1 shows the architecture of the PSD9XX device family. The functions of each block are described PSD9XX briefly in the following sections. Many of the blocks perform multiple functions ...
Page 11
Preliminary Information PSD9XX 5.4 I/O Ports Architectural The PSD9XX has 27 I/O pins divided among four ports (Port and D). Each I/O pin can be individually configured for different functions. Ports and D can ...
Page 12
PSD9XX Family PSD9XX 5.7 In-System Programming Architectural Using the JTAG signals on Port C, the entire PSD9XX device can be programmed or erased without the use of the microcontroller (ISP). The main Flash memory can also be Overview programmed in-system ...
Page 13
Preliminary Information 6.0 The PSD9XX family is supported by PSDsoft Express, a Windows-based (95, 98, NT) software development tool. A PSD design is quickly and easily produced in a point and Development click environment. The designer does not need to ...
Page 14
PSD9XX Family 7.0 The following table describes the pin names and pin functions of the PSD9XX. Pins that have multiple names and/or functions are defined using PSDsoft. Table 5. PSD9XX Pin Name Pin Descriptions ADIO0-7 ADIO8-15 CNTL0 CNTL1 10 Pin* ...
Page 15
Preliminary Information Table 5. Pin Name Pin* Type PSD9XX Pin CNTL2 Descriptions (cont.) Reset PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PC0 PC1 (PLCC This pin can be used ...
Page 16
PSD9XX Family Table 5. Pin Name Pin* PSD9XX Pin PC2 Descriptions (cont.) PC3 PC4 PC5 PC6 12 Type (PLCC) 18 I/O PC2 pin of Port C. This port pin can be configured to have the following functions: 1. MCU I/O ...
Page 17
Preliminary Information Table 5. Pin Name Pin* PSD9XX Pin PC7 Descriptions (cont.) PD0 PD1 PD2 V CC GND * The pin numbers in this table are for the PLCC package only. See the package information section for pin numbers on ...
Page 18
PSD9XX Family 8.0 Table 7 shows the offset addresses to the PSD9XX registers relative to the CSIOP base address. The CSIOP space is the 256 bytes of address that is allocated by the user to the PSD9XX internal PSD9XX registers. ...
Page 19
Preliminary Information 9.0 As shown in Figure 1, the PSD9XX consists of six major types of functional blocks: The Memory Blocks PSD9XX PLD Blocks Functional Bus Interface Blocks I/O Ports Power Management Unit JTAG Interface The functions of each block ...
Page 20
PSD9XX Family The 9.1.1.1 Memory Block Selects PSD9XX The decode PLD in the PSD9XX generates the chip selects for all the internal memory blocks (refer to the PLD section). Each of the eight Flash memory sectors have a Functional Flash ...
Page 21
Preliminary Information The 9.1.1.3.1 Instructions PSD9XX An instruction is defined as a sequence of specific operations. Each received byte is sequentially decoded by the PSD and not executed as a standard write operation. The Functional instruction is executed when the ...
Page 22
PSD9XX Family The Table 9. Instructions PSD9XX Functional Instruction Blocks Read (Note 5) (cont.) Read Main Flash ID (Notes 6,13) Read Sector Protection (Notes 6,8,13) Program a Flash Byte Erase One Flash Sector Erase Flash Block (Bulk Erase) Suspend Sector ...
Page 23
Preliminary Information The 9.1.1.4 Power-Up Condition PSD9XX The PSD9XX Flash memory is reset upon power-up to the read array mode. The FSi and CSBOOTi select signals, along with the write strobe signal, must be in the false state Functional during ...
Page 24
PSD9XX Family The 9.1.1.5.5 Data Polling Flag DQ7 PSD9XX When Erasing or Programming the Flash memory bit DQ7 outputs the complement of the bit being entered for Programming/Writing on DQ7. Once the Program instruction or the Functional Write operation is ...
Page 25
Preliminary Information The 9.1.1.6 Programming Flash Memory PSD9XX Flash memory must be erased prior to being programmed. The MCU may erase Flash memory all at once or by-sector, but not byte-by-byte. A byte of Flash memory erases to all Functional ...
Page 26
PSD9XX Family The Figure 3. Data Polling Flow Chart PSD9XX Functional Blocks (cont.) 9.1.1.6.2 Data Toggle Checking the Data Toggle bit on DQ6 is a method of determining whether a Program or Erase instruction is in progress or has completed. ...
Page 27
Preliminary Information The 9.1.1.6.2 Data Toggle PSD9XX It is suggested (as with all Flash memories) to read the location again after the embedded programming algorithm has completed to compare the byte that was written to Flash with Functional the byte ...
Page 28
PSD9XX Family The 9.1.1.7 Unlock Bypass Instruction (PSD934F2 and PSD954F2 only) PSD9XX The unlock bypass feature allows the system to program bytes to the flash memories faster than using the standard program instruction. The unlock bypass instruction is Functional initiated ...
Page 29
Preliminary Information The 9.1.1.8.3 Flash Erase Suspend Instruction PSD9XX When a Flash Sector Erase operation is in progress, the Erase Suspend instruction will suspend the operation by writing 0B0h to any address when an appropriate Chip Select Functional (FSi or ...
Page 30
PSD9XX Family The Table 11. Sector Protection/Security Bit Definition PSD9XX Flash Protection Register Functional Bit 7 Blocks Sec7_Prot (cont.) Bit Definitions: Sec<i>_Prot Sec<i>_Prot Secondary Flash Protection Register Bit 7 Security_ Bit *: Not used. Bit Definitions: Sec<i>_Prot Sec<i>_Prot Security_Bit 9.1.1.9.2 ...
Page 31
Preliminary Information The 9.1.1.9.4 Reset Pin Input – PSD934F2, PSD954F2 PSD9XX The reset pulse input from the pin will abort any operation in progress and reset the Flash memory to Read Mode. When the reset occurs during a programming or ...
Page 32
PSD9XX Family The Figure 5. Priority Level of Memory and I/O Components PSD9XX Functional Blocks (cont.) 9.1.3.1. Memory Select Configuration for MCUs with Separate Program and Data Spaces The 8031 and compatible family of microcontrollers, which includes the 80C51, 80C151, ...
Page 33
Preliminary Information The 9.1.3.2 Configuration Modes for MCUs with Separate Program and Data Spaces PSD9XX 9.1.3.2.1 Separate Space Modes Functional Code memory space is separated from data memory space. For example, the PSEN Blocks signal is used to access the ...
Page 34
PSD9XX Family The 9.1.4 Page Register PSD9XX The eight bit Page Register increases the addressing capability of the microcontroller by a factor 256. The contents of the register can also be read by the microcontroller. Functional The ...
Page 35
Preliminary Information The 9.2 PLDs PSD9XX The PLDs bring programmable logic functionality to the PSD9XX. After specifying the chip selects or logic equations for the PLDs in PSDsoft, the logic is programmed into the Functional device and available upon power-up. ...
Page 36
PSD9XX Family Figure 9. PLD Block Diagrams 8 DATA BUS DECODE PLD 57 PURPOSE PLD 57 Figure 10. DPLD Logic Array I /O PORTS (PORT A,B,C) PGR0 - PGR7 2:0 ] (ALE,CLKIN,CSI) PDN ...
Page 37
Preliminary Information The 9.2.1 Decode PLD (DPLD) PSD9XX The DPLD, shown in Figure 10, is used for decoding the address for internal PSD components. The DPLD can generate the following chip selects: Functional Blocks • 8 sector selects for the ...
Page 38
PSD9XX Family Figure 11. General Purpose PLD and I/O Port 34 PLD INPUT BUS Preliminary Information ...
Page 39
Preliminary Information The 9.3 Microcontroller Bus Interface PSD9XX The “no-glue logic” PSD9XX Microcontroller Bus Interface can be directly connected to most popular microcontrollers and their control signals. Key 8-bit microcontrollers with their Functional bus types and control signals are shown ...
Page 40
PSD9XX Family The Figure 12. An Example of a Typical 8-Bit Multiplexed Bus Interface PSD9XX Functional Blocks (cont.) CONTROLLER RESET Figure 13. An Example of a Typical 8-Bit Non-Multiplexed Bus Interface MICRO - CONTROLLER RESET 36 MICRO - AD [ ...
Page 41
Preliminary Information The 9.3.3 Microcontroller Interface Examples Figures 14 through 18 show examples of the basic connections between the PSD9XX PSD9XX and some popular microcontrollers. The PSD9XX Control input pins are labeled as to the Functional microcontroller function for which ...
Page 42
PSD9XX Family The Table 19. 80C251 Configurations PSD9XX Configuration Functional Blocks (cont.) 9.3.3.3 80C51XA The Philips 80C51XA microcontroller family supports 16-bit multiplexed bus that can have burst cycles. Address bits A[3:0] are not multiplexed, while A[19:4] are ...
Page 43
Preliminary Information Figure 14. Interfacing the PSD9XX with an 80C31 80C31 31 EA/ RESET RESET 12 INT0 13 INT1 P1.0 2 P1.1 3 P1.2 4 P1.3 5 P1.4 6 P1.5 ...
Page 44
PSD9XX Family Figure 16. Interfacing the PSD9XX to the 80C251, with Read and PSEN Inputs 80C251SB 2 P1.0 3 P1.1 4 P1.2 5 P1.3 6 P1.4 7 P1.5 8 P1 P3.0/RXD 13 P3.1/TXD ...
Page 45
Preliminary Information Figure 18. Interfacing the PSD9XX with a 68HC11 (Muxed Address/Data Bus) 68HC11 RESET RESET 19 IRQ 18 XIRQ 2 MODB 34 PA0 33 PA1 32 PA2 43 PE0 44 PE1 45 PE2 46 ...
Page 46
PSD9XX Family The 9.4 I/O Ports PSD9XX There are four programmable I/O ports: Ports and D. Each of the ports is eight bits except Port D, which is 3 bits. Each port pin is individually user configurable, ...
Page 47
DATA OUT REG. DATA OUT ADDRESS ADDRESS D Q ALE G GPLD OUTPUT READ MUX P D DATA IN B CONTROL REG DIR REG PORT PIN OUTPUT MUX OUTPUT SELECT PLD- ...
Page 48
PSD9XX Family The 9.4.2 Port Operating Modes PSD9XX The I/O Ports have several modes of operation. Some modes can be defined in PSDsoft, some by the microcontroller writing to the Control Registers in CSIOP space, and Functional some by both. ...
Page 49
Preliminary Information The Table 21. Port Operating Mode Settings PSD9XX Functional Blocks Mode (cont.) MCU I/O PLD I/O Data Port (Port A) Address Out (Port A,B) Address In (Port A,B,C,D) JTAG ISP * NA = Not Applicable 9.4.2.1 MCU I/O ...
Page 50
PSD9XX Family The 9.4.2.3 Address Out Mode PSD9XX For microcontrollers with a multiplexed address/data bus, Address Out Mode can be used to drive latched addresses onto the port pins. These port pins can, in turn, drive external Functional devices. Either ...
Page 51
Preliminary Information The 9.4.3 Port Configuration Registers (PCRs) PSD9XX Each port has a set of PCRs used for configuration. The contents of the registers can be accessed by the microcontroller through normal read/write bus cycles at the addresses Functional given ...
Page 52
PSD9XX Family The 9.4.3.3 Drive Select Register PSD9XX The Drive Select Register configures the pin driver as Open Drain or CMOS for some port pins, and controls the slew rate for the other port pins. An external pull-up resistor should ...
Page 53
Preliminary Information The 9.4.4 Port Data Registers PSD9XX The Port Data Registers, shown in Table 28, are used by the microcontroller to write data to or read data from the ports. Table 28 shows the register name, the ports having ...
Page 54
DATA OUT REG ADDRESS ADDRESS 7 15:8 ] ALE G GPLD OUTPUT READ MUX CONTROL REG DIR REG DATA OUT ...
Page 55
Preliminary Information The 9.4.6 Port C – Functionality and Structure PSD9XX Port C can be configured to perform one or more of the following functions (see Figure 21): Functional MCU I/O Mode Blocks PLD Input – Input to the PLDs. ...
Page 56
PSD9XX Family The Figure 21. Port C Structure PSD9XX Functional Blocks (cont.) 52 BUS DATA INTERNAL Preliminary Information ...
Page 57
DATA OUT REG. DATA OUT GPLD OUTPUT READ MUX DATA IN DIR REG PORT D PIN OUTPUT MUX OUTPUT SELECT PLD-INPUT ...
Page 58
PSD9XX Family The 9.5 Power Management PSD9XX The PSD9XX offers configurable power saving options. These options may be used individually or in combinations, as follows: Functional Blocks All memory types in a PSD (Flash, Secondary Flash Block, and SRAM) are ...
Page 59
Preliminary Information The 9.5.1 Automatic Power Down (APD) Unit and Power Down Mode (cont.) PSD9XX Power Down Mode Functional By default, if you enable the PSD APD unit, Power Down Mode is automatically enabled. Blocks The device will enter Power ...
Page 60
PSD9XX Family The Figure 23. APD Logic Block PSD9XX Functional Blocks APD EN PMMR0 BIT 1=1 (cont.) ALE RESET CSI CLKIN Figure 24. Enable Power Down Flow Chart 56 TRANSITION DETECTION CLR APD COUNTER EDGE DETECT DISABLE MAIN FLASH/ SECONDARY ...
Page 61
Preliminary Information The Table 31. Power Management Mode Registers (PMMR0, PMMR2)** PSD9XX PMMR0 Functional Bit 7 Blocks * (cont.) *** Bits and 7 are not used, and should be set to 0, bit 5 should be set ...
Page 62
PSD9XX Family The Table 32. APD Counter Operation PSD9XX APD Functional Enable Bit Blocks 0 (cont 9.5.2 Other Power Saving Options The PSD9XX offers other reduced power saving options that are independent of the Power Down Mode. ...
Page 63
Preliminary Information The 9.5.3 Reset and Power On Requirement PSD9XX 9.5.3.1 Power On Reset Functional Upon power up the PSD9XX requires a reset pulse of tNLNH-PO (minimum 1 ms) after Blocks V is steady. During this time period the device ...
Page 64
PSD9XX Family The Table 33. Status During Power On Reset, Warm Reset and Power Down Mode PSD9XX Port Configuration Functional MCU I/O Blocks PLD Output (cont.) Address Out Data Port Register PMMR0 Register* All other registers * SR_cod ...
Page 65
Preliminary Information The 9.6.1 Standard JTAG Signals PSD9XX The JTAG configuration bit (non-volatile) inside the PSD can be set by the user in the PSDsoft. Once this bit is set and programmed in the PSD, the JTAG pins are dedicated ...
Page 66
PSD9XX Family Absolute Symbol Maximum T STG Ratings NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent Operating Range Range Commercial Industrial Commercial Industrial Recommended Symbol Operating Conditions ...
Page 67
Preliminary Information AC/DC The following tables describe the AD/DC parameters of the PSD9XX family: Parameters DC Electrical Specification AC Timing Specification • PLD Timing – Combinatorial Timing • Microcontroller Timing – Read Timing – Write Timing – Power Down and ...
Page 68
PSD9XX Family AC/DC Figure 26a. PLD I Parameters (cont.) Example of PSD9XX Typical Power Calculation at V Conditions Highest Composite PLD input frequency MCU ALE frequency (Freq ALE) Operational Modes Number of product terms used Turbo Mode Calculation (typical numbers ...
Page 69
Preliminary Information AC/DC Example of Typical Power Calculation at V Parameters Conditions (cont.) Highest Composite PLD input frequency (Freq PLD) MCU ALE frequency (Freq ALE) % Flash Access % SRAM access % I/O access Operational Modes % Normal % Power ...
Page 70
PSD9XX Family PSD9XX DC Characteristics Symbol Parameter V Supply Voltage CC V High Level Input Voltage IH V Low Level Input Voltage IL V Reset High Level Input Voltage IH1 V Reset Low Level Input Voltage IL1 V Reset Pin ...
Page 71
Preliminary Information Microcontroller AC Symbols for PLD Timing. Interface – Example: AC/DC Parameters Signal Letters (5V ± 10% Versions) A – Address Input C – CEout Output D – Input Data E – E Input L – ALE Input N ...
Page 72
PSD9XX Family Microcontroller Interface – PSD9XX AC/DC Parameters (5V ± 10% Versions) Read Timing (5 V ± 10% Versions) Symbol Parameter t ALE or AS Pulse Width LVLX t Address Setup Time AVLX t Address Hold Time LXAX t Address ...
Page 73
Preliminary Information Microcontroller Interface – PSD9XX AC/DC Parameters (5V ± 10% Versions) Write Timing (5 V ± 10% Versions) Symbol Parameter t ALE or AS Pulse Width LVLX t Address Setup Time AVLX t Address Hold Time LXAX t Address ...
Page 74
PSD9XX Family Microcontroller Interface – PSD9XX AC/DC Parameters (5V ± 10% Versions) Power Down Timing (5 V ± 10%) Symbol Parameter ALE Access Time from t LVDV Power Down Maximum Delay from APD t Enable to Internal PDN CLWH Valid ...
Page 75
Preliminary Information Microcontroller Interface – PSD9XX AC/DC Parameters (5V ± 10% Versions) Flash Program, Write and Erase Times Symbol Flash Bulk Erase (Preprogrammed to 00) (Note 1) Flash Bulk Erase (Not Preprogrammed) t Sector Erase (Preprogrammed to 00) WHQV3 t ...
Page 76
PSD9XX Family PSD9XXFV DC Characteristics Symbol Parameter V Supply Voltage CC V High Level Input Voltage IH V Low Level Input Voltage IL V Reset High Level Input Voltage IH1 V Reset Low Level Input Voltage IL1 V Reset Pin ...
Page 77
Preliminary Information Microcontroller Interface – PSD9XXFV AC/DC Parameters (3 V Versions) Read Timing (3 V Versions) Symbol Parameter t ALE or AS Pulse Width LVLX t Address Setup Time AVLX t Address Hold Time LXAX t Address Valid to Data ...
Page 78
PSD9XX Family Microcontroller Interface – PSD9XXFV AC/DC Parameters (3 V Versions) Write Timing (3 V Versions) Symbol Parameter t ALE or AS Pulse Width LVLX t Address Setup Time AVLX t Address Hold Time LXAX Address Valid to Leading t ...
Page 79
Preliminary Information Microcontroller Interface – PSD9XXFV AC/DC Parameters (3 V Versions) Power Down Timing (3 V Versions) Symbol Parameter ALE Access Time from t LVDV Power Down Maximum Delay from APD Enable t CLWH to Internal PDN Valid Signal NOTE: ...
Page 80
PSD9XX Family Microcontroller Interface – PSD9XXFV AC/DC Parameters (3 V Versions) Flash Program, Write and Erase Times Symbol Flash Bulk Erase (Preprogrammed to 00) (Note 1) Flash Bulk Erase (Not Preprogrammed) t Sector Erase (Preprogrammed to 00) WHQV3 t Sector ...
Page 81
Preliminary Information Figure 27. Read Timing ALE/AS A/D MULTIPLEXED BUS ADDRESS NON-MULTIPLEXED BUS DATA NON-MULTIPLEXED BUS CSI RD (PSEN, DS) E R/W t AVPV * t and t are not required for 80C251 in Page Mode or 80C51XA in Burst ...
Page 82
PSD9XX Family Figure 28. Write Timing ALE/AS A/D MULTIPLEXED BUS ADDRESS NON-MULTIPLEXED BUS DATA NON-MULTIPLEXED BUS CSI WR (DS AVLX t LXAX t LVLX ADDRESS VALID t AVWL ADDRESS VALID t SLWL t WLWH t ...
Page 83
Preliminary Information Figure 29. Combinatorial Timing – PLD CPLD INPUT CPLD OUTPUT Figure 30. ISC Timing TCK TDI/TMS ISC OUTPUTS/TDO ISC OUTPUTS/TDO ISCCH t ISCCL t t ISCPSU ISCPH PSD9XX Family t ISCPZV t ISCPCO t ISCPVZ ...
Page 84
PSD9XX Family Figure 31. Reset Timing OPERATING LEVEL V CC RESET Figure 32. Key to Switching Waveforms WAVEFORMS 80 t NLNH–PO t OPR POWER ON RESET INPUTS STEADY INPUT MAY CHANGE FROM MAY CHANGE FROM LO TO ...
Page 85
Preliminary Information Pin Capacitance ° MHz A Symbol OUT C VPP NOTES: 1. These parameters are only sampled and are not 100% tested. 2. Typical values are for T Figure 33. ...
Page 86
PSD9XX Family PSD9XX 52-Pin Plastic Leaded Chip Carrier (PLCC) (Package Type J) Pin Pin No. Assignments ...
Page 87
Preliminary Information PSD9XX 52-Pin Plastic Quad Flatpack (PQFP) (Package Type M) Pin Pin No. Assignments 1 (cont ...
Page 88
PSD9XX Family PSD9XX Figure 35. Drawing J7 – 52-Pin Plastic Leaded Chip Carrier (PLCC) Package Information Figure 36. Drawing M3 – 52-Pin Plastic Quad Flatpack (PQFP) 84 (Package Type PD2 PD1 9 10 ...
Page 89
Preliminary Information Figure 35A. Drawing J7 – 52-Pin Plastic Leaded Chip Carrier (PLCC) (Package Type Family: Plastic Leaded Chip Carrier Symbol Min A 4.19 A1 2.54 A2 3.66 B ...
Page 90
PSD9XX Family Figure 36A. Drawing M3 – 52-Pin Plastic Quad Flatpack (PQFP) (Package Type Index 3 Mark B Family: Plastic Quad Flatpack (PQFP) Symbol Min 0° A – A2 1.95 B 0.22 C ...
Page 91
Preliminary Information Selector Guide Selector Guide – PSD9XXF Family Part # PSD @ 5 V PSD913F1 PSD913F2 PSD934F2 PSD954F2 Legend: PSDV = Zero Power version available Part Number Flash PSD Part Number Construction ...
Page 92
PSD9XX Family Ordering Information Part Number PSD913F2-70J PSD913F2-70M PSD913F2-90J PSD913F2-90M PSD913F2-90JI PSD913F2-90MI PSD934F2-70J PSD934F2-70M PSD934F2-90J PSD934F2-90M PSD934F2-90JI PSD934F2-90MI PSD954F2-70J PSD954F2-70M PSD954F2-90JI PSD954F2-90MI PSD913F2V-15J PSD913F2V-15M PSD913F2V-20JI PSD913F2V-20MI PSD934F2V-15J PSD934F2V-15M PSD934F2V-20JI PSD934F2V-20MI PSD954F2V-90J PSD954F2V-90M PSD954F2V-12JI PSD954F2V-12MI 88 Speed Temperature (ns) Package Type ...
Page 93
PSD913F2, PSD934F2, PSD954F2 REVISION HISTORY Table 1. Document Revision History Date Rev. Dec-1999 1.0 Document written in the WSI format Jun-2000 1.1 3V devices added Nov-2000 1.2 PSD954F2 added Front page, and back two pages format, added to ...
Page 94
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. ...