UPD61P24CS NEC, UPD61P24CS Datasheet
UPD61P24CS
Available stocks
Related parts for UPD61P24CS
UPD61P24CS Summary of contents
Page 1
... I/O • Input pins ( pins I Caution To use the NEC transmission format, ask NEC to supply the custom code use R when using a register as an operand of the branch instruction. 0 The information in this document is subject to change without notice. Document No. U12629EJ4V0DS00 (4th edition) Previous No ...
Page 2
... Caution Round brackets ( ) indicate the pins not used in the PROM programming mode Connect each of these pins to GND via a resistor (470 Open: Leave these pins open. 2 Package 20-pin plastic shrink DIP (300 mil) 20-pin plastic SOP (300 mil) (2) PROM programming mode ...
Page 3
BLOCK DIAGRAM ROM D.P. L ROM H D.P. PC(L) PC(H) TIMER TIMER (L) (H) 10 bits OSC MOD OSC-IN S-OUT REM OSC-OUT 1002 10 bits One-Time PROM M ( One-Time ADD PROM (H) DEC ALU KEY KEY ...
Page 4
PROGRAM COUNTER (PC) ……… 10 BITS The program counter (PC binary counter, which holds the address information for the program memory. Figure 1-1. Program Counter Organization Normally, the program counter contents ...
Page 5
PROGRAM MEMORY (ROM) ……… 1002 STEPS The program memory (ROM) is configured in 10 bits steps addressed by the program counter. Program and table data are stored in the program memory. Figure 3-1. Program Memory Map 000H ...
Page 6
DATA POINTER ( for the data memory can serve as the data pointer for the ROM specifies the low-order 8 bits in the ROM address. The high-order 2 ...
Page 7
SYSTEM CLOCK GENERATOR The system clock generator consists of a resonator, which uses a ceramic resonator (400kHz to 500kHz). Figure 9-1. System Clock Generator OSC-IN OSC-OUT In the STOP mode (oscillation stop HALT instruction), the oscillator in the system ...
Page 8
TIMER The timer block determines the transmission output pattern. The timer consists of 10 bits, of which 9 bits serve as the 9-bit down counter and the remaining 1 bit serves as the 1-bit latch, which determines the carrier ...
Page 9
PIN FUNCTIONS 11.1 K Pin (P ) I/O 0 This is the 8-bit I/O pin for key-scan output. When the control register (P be used as an 8-bit input pin. When the port is set for the input mode, ...
Page 10
K Pin ( This is the 4-bit pin for key input. All of these pins are pulled down to the 11.4 K Pull-Down Resistor Configuration I Pin PLA K pull-down I resistor switch ...
Page 11
... To input serial data, use the S-IN pin. When control register (P connected as an input to the LSB of the accumulator; the S-IN pin is pulled down to the V In this state, if the rotate-left accumulator instruction ( executed, the data on the S-IN pin is copied to the LSB of the accumulator. If the control register is released from serial input mode, the S-IN pin goes into a high-impedance state, but no through current flows internally ...
Page 12
PORT REGISTER ( and the control register are handled as port registers. I/O I The table below shows the relations between the port registers and pins. Table 12-1. Relations between Port Registers and Pins ...
Page 13
CONTROL REGISTER ( The control register contains of 10 bits. The controllable items are shown in Table 13-1. Bit Name Test mode – 0 Set Be sure to set 0. Value ...
Page 14
STANDBY FUNCTION (HALT INSTRUCTION) The PD6600A is provided with the standby mode (HALT instruction), in order to reduce the power consumption, when not executing the program. Clock oscillation can be stopped in the standby mode (STOP mode). In the ...
Page 15
... Internal part of the CPU including the program counter can be reset by setting the AC pin to the low level. Watchdog Timer Function A power-on reset function and a CR watchdog timer function, that can be controlled by program, can be realized by connecting a 0.1 F capacitor across the AC pin and the Charge mode 0 ...
Page 16
MASK OPTIONS (PLA DATA) The following items are fixed by mask option: • S-IN pin pull-down resistor provided I • Carrier duty selection (1/ OSC • Hang-up detection provided <1> K ALL I/O The system ...
Page 17
BIT Assignment by Switch Selection MSB Corresponding 7 Portion Note pull-down resistor 1 (Provided) 0 Duty 1 S-IN K ALL I/O 2 Hang-up detection 1 (Detection provided ...
Page 18
... PP In this mode, the operation modes listed in Table 17-2 can be selected by using the MD0 through MD3 pins. Any input pins not used for writing, reading, or verifying the program memory must be open or connected to GND via a pull-down resistor (470 ). ...
Page 19
Program Memory Writing Procedure The program memory is written at high speed in the following procedure. (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low. (2) Supply the V ...
Page 20
Program Memory Reading Procedure (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low. (2) Supply the V pin. Keep the V DD (3) Wait for 10 s, and supply ...
Page 21
INSTRUCTION SET Accumulator Manipulation Instructions R – ANL A, R D00 r D10 ANL D30 ANL D31 ANL A, #data ORL A, R E00 r E10 ORL A, ...
Page 22
Branch Instructions R – JMP0 addr 411 Note JMP0 Rr – – JC addr 611 Note JC Rr – – JNC addr 631 Note JNC Rr – – JF addr 711 Note JF Rr – – JNF ...
Page 23
APPLICATION CIRCUIT EXAMPLE SE303 series Transmission Infrared LED SE313 indication SE307-C SE1003-C 2SC3616, 3618 2SD1615, 1616 2SC2001 100 pF 3.0 V 100 Caution The ceramic resonator start up capacitor value must ...
Page 24
ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings ( Parameter Symbol Supply Voltage Input Voltage Operating Ambient Temperature Storage Temperature Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the ...
Page 25
DC Characteristics ( OSC Parameter Symbol Supply Voltage V Current Consumption 1 I DD1 Current Consumption 2 I DD2 REM High Level Output Current I OH1 REM Low Level Output Current I OL1 S-OUT High ...
Page 26
DC Programming Characteristics (T Parameter Symbol High-level input voltage Low-level input voltage Input leakage current High-level output voltage Low-level output voltage V supply current DD V supply current PP Cautions 1. Keep V to within +13.5 V including the overshoot. ...
Page 27
PROGRAM MEMORY WRITE TIMING t t VPS RES GND t VDS GND CLK Hi-Z D0-D7 Data input MD0 t PW MD1 ...
Page 28
PACKAGE DRAWINGS 20 PIN PLASTIC SOP (300 mil NOTE Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition ...
Page 29
PLASTIC SHRINK DIP (300 mil NOTES 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition. 2) ltem "K" to center ...
Page 30
... It is recommended that PD6124A and 6600A be soldered under the following conditions. For details on the recommended soldering conditions, refer to Information Document, Semiconductor Device Mounting Technology Manual (C10535E). For other soldering methods and conditions, consult NEC. Table 22-1. Soldering Conditions of Surface-Mount Type PD61P24GS: 20-pin plastic SOP (300 mil) ...
Page 31
APPENDIX A. PD612 SERIES PRODUCT LIST Part Number PD6124A Item ROM capacity 1002 10 bits (mask ROM) RAM capacity 32 5 bits I/O pin 8 pins (K I/O0-7 S-IN pin Provided Current consumption STOP) (MAX.) OSC ...
Page 32
APPENDIX B. DEVELOPMENT TOOLS The following tools are available for program development using the PD61P24. Document PS612X Series Emulator PS61P24 Assembler PROM Programmer AF-9703 AF-9704 AF-9705 AF-9706 PD61P24 Program Adapter AF9807B Notes 1. These are products from I.C Corp. For ...
Page 33
PD61P24 33 ...
Page 34
... Similar precautions need to be taken for PW boards with semiconductor devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction connection is provided to the input pins possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices ...
Page 35
... Regional Information Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: • Device availability • Ordering information • ...
Page 36
... The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative. ...