SM72441MT

Manufacturer Part NumberSM72441MT
DescriptionProgrammable Maximum Power Point Tracking Controller for Photovoltaic Solar Panels
ManufacturerTI1 [Texas Instruments]
SM72441MT datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
Page 9/12

Download datasheet (287Kb)Embed
PrevNext
RESET PIN
When the reset pin is pulled low, the chip will cease its normal
operation and turn-off all of its PWM outputs. Below is an os-
cilloscope capture of a forced reset condition.
FIGURE 5. Reset Operational Behavior
As seen in
Figure
5, the initial value for output voltage and
load current are 28V and 1A respectively. After the reset pin
is grounded, both the output voltage and load current de-
creases immediately. MOSFET switching on the buck-boost
converter also stops immediately. V
boost output from the SM72295.
ANALOG INPUT
An equivalent circuit for one of the ADC input channels is
shown in
Figure
6. Diode D1 and D2 provide ESD protection
for the analog inputs. The operating range for the analog in-
www.ti.com
puts is 0V to V
diodes to conduct and result in erratic operation.
The capacitor C1 in
is mainly the package pin capacitance. Resistor R1 is the on
resistance of the multiplexer and track / hold switch; it is typ-
ically 500Ω. Capacitor C2 is the ADC sampling capacitor; itis
typically 30 pF. The ADC will deliver best performance when
driven by a low-impedance source (less than 100Ω). This is
especially important when sampling dynamic signals. Also
important when sampling dynamic signals is a band-pass or
low-pass filter which reduces harmonic and noise in the input.
These filters are often referred to as anti-aliasing filters.
30134208
DIGITAL INPUTS and OUTPUTS
The digital input signals have an operating range of 0V to
indicates the low side
LOB
V
, where V
A
up and may be asserted before the digital supply V
V
= VDDD - VSSD, without any risk. The digital output sig-
D
nals operating range is controlled by V
voltage is V
(max).
8
. Going beyond this range will cause the ESD
A
Figure 6
has a typical value of 3 pF and
30134209
FIGURE 6. Equivalent Input Circuit
= VDDA - VSSA. They are not prone to latch-
A
. The output high
D
– 0.5V (min) while the output low voltage is 0.4V
D
, where
D