NH82801GBM SL8YB

Manufacturer Part NumberNH82801GBM SL8YB
ManufacturerIntel Corporation
NH82801GBM SL8YB datasheet
 

Specifications of NH82801GBM SL8YB

CaseBGADate_code07+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
Page 181
182
Page 182
183
Page 183
184
Page 184
185
Page 185
186
Page 186
187
Page 187
188
Page 188
189
Page 189
190
Page 190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
Page 190/848

Download datasheet (7Mb)Embed
PrevNext
5.16.4
Ultra ATA/33/66/100 Timing
The timings for Ultra ATA/33/66/100 modes are programmed via the Synchronous DMA
Timing register and the IDE Configuration register. Different timings can be
programmed for each drive in the system. The Base Clock frequency for each drive is
selected in the IDE Configuration register. The Cycle Time (CT) and Ready to Pause
(RP) time (defined as multiples of the Base Clock) are programmed in the Synchronous
DMA Timing Register. The Cycle Time represents the minimum pulse width of the data
strobe (STROBE) signal. The Ready to Pause time represents the number of Base Clock
periods that the ICH7 waits from deassertion of DMARDY# to the assertion of STOP
when it desires to stop a burst read transaction.
Note:
The internal Base Clock for Ultra ATA/100 (Mode 5) runs at 133 MHz, and the Cycle
Time (CT) must be set for three Base Clocks. The ICH7 thus toggles the write strobe
signal every 22.5 ns, transferring two bytes of data on each strobe edge. This means
that the ICH7 performs Mode 5 write transfers at a maximum rate of 88.9 MB/s. For
read transfers, the read strobe is driven by the ATA/100 device, and the ICH7 supports
reads at the maximum rate of 100 MB/s.
5.16.5
ATA Swap Bay
To support PATA swap bay, the ICH7 allows the IDE output signals to be tri-stated and
input buffers to be turned off. This should be done prior to the removal of the drive. The
output signals can also be driven low. This can be used to remove charge built up on
the signals. Configuration bits are included in the IDE I/O Configuration register, offset
54h in the IDE PCI configuration space.
In a PATA swap bay operation, an IDE device is removed and a new one inserted while
the IDE interface is powered down and the rest of the system is in a fully powered-on
state (SO). During a PATA swap bay operation, if the operating system executes cycles
to the IDE interface after it has been powered down it will cause the ICH7 to hang the
system that is waiting for IORDY to be asserted from the drive.
To correct this issue, the following BIOS procedures are required for performing an IDE
swap:
1. Program IDE SIG_MODE (Configuration register at offset 54h) to 10b (drive low
mode).
2. Clear IORDY Sample Point Enable (bits 1 or 5 of IDE Timing reg.). This prevents the
ICH7 from waiting for IORDY assertion when the operating system accesses the
IDE device after the IDE drive powers down, and ensures that 0s are always be
returned for read cycles that occur during swap operation.
Warning:
Software should not attempt to control the outputs (either tri-state or driving low),
while an IDE transfer is in progress. Unpredictable results could occur, including a
system lockup.
5.16.6
SMI Trapping
Device 31:Function 1: Offset C0h (see
SMI# on accesses to the IDE I/O spaces. These bits map to the legacy ranges (1F0
1F7h and 3F6h). Accesses to one of these ranges with the appropriate bit set causes
the cycle to not be forwarded to the IDE controller, and for an SMI# to be generated. If
an access to the Bus-Master IDE registers occurs while trapping is enabled for the
device being accessed, then the register is updated, an SMI# is generated, and the
device activity status bits (Device 31:Function 1:Offset C4h) are updated indicating
that a trap occurred.
190
Functional Description
Section
15.1.26) contain control for generating
®
Intel
ICH7 Family Datasheet