K4T1G164QE-HCF7

Manufacturer Part NumberK4T1G164QE-HCF7
ManufacturerSamsung
K4T1G164QE-HCF7 datasheet
 

Specifications of K4T1G164QE-HCF7

Date_code10+  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
Page 2/45

Download datasheet (2Mb)Embed
PrevNext
K4T1G044QE
K4T1G084QE
K4T1G164QE
Table of Contents
1.0 Ordering Information ................................................................................................................... 4
2.0 Key Features ................................................................................................................................ 4
3.0 Package Pinout/Mechanical Dimension & Addressing ............................................................ 5
3.1 x4 package pinout (Top View) : 60ball FBGA Package
3.2 x8 package pinout (Top View) : 60ball FBGA Package
3.3 x16 package pinout (Top View) : 84ball FBGA Package
3.4 FBGA Package Dimension (x4/x8)
3.5 FBGA Package Dimension (x16)
4.0 Input/Output Functional Description ....................................................................................... 10
5.0 DDR2 SDRAM Addressing ........................................................................................................ 11
6.0 Absolute Maximum DC Ratings ................................................................................................ 12
7.0 AC & DC Operating Conditions ................................................................................................ 12
7.1 Recommended DC Operating Conditions (SSTL - 1.8)
7.2 Operating Temperature Condition
................................................................................................................... 13
7.3 Input DC Logic Level
................................................................................................................... 13
7.4 Input AC Logic Level
7.5 AC Input Test Conditions
7.6 Differential input AC logic Level
7.7 Differential AC output parameters
8.0 ODT DC electrical characteristics ............................................................................................ 14
9.0 OCD default characteristics ...................................................................................................... 15
10.0 IDD Specification Parameters and Test Conditions ............................................................. 16
11.0 DDR2 SDRAM IDD Spec Table ................................................................................................ 18
12.0 Input/Output capacitance ........................................................................................................ 19
13.0 Electrical Characteristics & AC Timing for DDR2-800/667 ................................................... 19
13.1 Refresh Parameters by Device Density
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
13.3 Timing Parameters by Speed Grade
14.0 General notes, which may apply for all AC parameters....................................................... 22
15.0 Specific Notes for dedicated AC parameters ........................................................................ 24
....................................................................... 5
........................................................................ 6
..................................................................... 7
.................................................................................................. 8
..................................................................................................... 9
..................................................................... 12
................................................................................................ 13
............................................................................................................ 13
................................................................................................... 14
................................................................................................ 14
........................................................................................ 19
............................................................................................ 20
2 of 45
DDR2 SDRAM
............................................. 19
Rev. 1.1 December 2008