EP910LI-35

Manufacturer Part NumberEP910LI-35
ManufacturerAltera Corporation
EP910LI-35 datasheet
 


Specifications of EP910LI-35

Date_code07+Packing_infoPLCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
Page 34/42

Download datasheet (729Kb)Embed
PrevNext
Classic EPLD Family Data Sheet
General
Description
778
Altera EP1810 devices offer LSI density, TTL-equivalent speed, and low-
power consumption. EP1810 devices have 48 macrocells, 16 dedicated
input pins, and 48 I/O pins (see
into four quadrants, each containing 12 macrocells. Of the 12 macrocells
in each quadrant, 8 have quadrant feedback and are “local” macrocells
(see
“Feedback Select” on page 749
information). The remaining 4 macrocells in the quadrant are “global”
macrocells. Both local and global macrocells can access signals from the
global bus, which consists of the true and complement forms of the
dedicated inputs and the true and complement forms of the feedbacks
from the global macrocells.
EP1810 devices also have four dedicated inputs (one in each quadrant)
that can be used as quadrant clock inputs. If the dedicated input is used
as a clock pin, the input feeds the clock input of all registers in that
particular quadrant.
Figure
16). EP1810 devices are divided
of this data sheet for more
Altera Corporation