ADSP2115BSZ80

Manufacturer Part NumberADSP2115BSZ80
DescriptionQFP80
ManufacturerAnalog Devices
ADSP2115BSZ80 datasheet
 

Specifications of ADSP2115BSZ80

Date_code08+  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Page 19/64

Download datasheet (667Kb)Embed
PrevNext
SPECIFICATIONS (ADSP-2101/2105/2115/2161/2163)
POWER DISSIPATION EXAMPLE
To determine total power dissipation in a specific application,
the following equation should be applied for each output:
2
C
V
f
DD
C = load capacitance, f = output switching frequency.
Example:
In an ADSP-2101 application where external data memory is
used and no other outputs are active, power dissipation is
calculated as follows:
Assumptions:
External data memory is accessed every cycle with 50% of the
address pins switching.
External data memory writes occur every other cycle with
50% of the data pins switching.
Each address and data pin has a 10 pF total load at the pin.
The application operates at V
= 5.0 V and t
DD
Total Power Dissipation = P
+ (C
INT
P
= internal power dissipation (from Figure 11).
INT
2
(C
V
f ) is calculated for each output:
DD
# of
2
Output
Pins
C
V
DD
2
Address, DMS 8
10 pF
5
V
2
Data, WR
9
10 pF
5
V
2
RD
1
10 pF
5
V
2
CLKOUT
1
10 pF
5
V
Total power dissipation for this example = P
ENVIRONMENTAL CONDITIONS
Ambient Temperature Rating:
T
= T
– (PD
)
AMB
CASE
CA
T
= Case Temperature in C
CASE
PD = Power Dissipation in W
= Thermal Resistance (Case-to-Ambient)
CA
= Thermal Resistance (Junction-to-Ambient)
JA
= Thermal Resistance (Junction-to-Case)
JC
Package
JA
PGA
18 C/W
9 C/W
PLCC
27 C/W
16 C/W
PQFP
60 C/W
18 C/W
TQFP
60 C/W
18 C/W
REV. B
CAPACITIVE LOADING
Figures 12 and 13 show capacitive loading characteristics for the
ADSP-2101, ADSP-2105, ADSP-2115, and ADSP-2161/2163.
= 50 ns.
CK
2
V
f )
DD
Figure 12. Typical Output Rise Time vs. Load Capacitance, C
(at Maximum Ambient Operating Temperature)
f
20 MHz = 40.0 mW
10 MHz = 22.5 mW
10 MHz = 2.5 mW
20 MHz = 5.0 mW
70.0 mW
+ 70.0 mW.
INT
–1
–2
–3
Figure 13. Typical Output Valid Delay or Hold vs. Load
Capacitance, C
JC
CA
9 C/W
11 C/W
42 C/W
42 C/W
–19–
ADSP-21xx
8
7
V
= 4.5V
DD
6
5
4
3
2
1
0
0
25
50
75
100
125
150
175
C
– pF
L
5
4
V
= 4.5V
3
DD
2
1
0
0
25
50
75
100 125
150
175
C
– pF
L
(at Maximum Ambient Operating Temperature)
L
L