ADSP2115KP80

Manufacturer Part NumberADSP2115KP80
DescriptionPLCC-68
ManufacturerAnalog Devices
ADSP2115KP80 datasheet
 


Specifications of ADSP2115KP80

Date_code01+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Page 38/64

Download datasheet (667Kb)Embed
PrevNext
ADSP-21xx
TIMING PARAMETERS (ADSP-2111)
HOST INTERFACE PORT
Separate Data & Address (HMD1 = 0)
Read/Write Strobe & Data Strobe (HMD0 = 1)
Parameter
Timing Requirement:
t
HA2-0, HRW Setup before Start of Write or Read
HSU
t
Data Setup before End of Write
HDSU
2
t
Data Hold after End of Write
HWDH
t
HA2-0, HRW Hold after End of Write or Read
HH
3
t
Read or Write Pulse Width
HRWP
Switching Characteristic:
t
HACK Low after Start of Write or Read
HSHK
t
HACK Hold after End of Write or Read
HKH
t
Data Enabled after Start of Read
HDE
1
t
Data Valid after Start of Read
HDD
2
t
Data Hold after End of Read
HRDH
t
Data Disabled after End of Read
HRDD
NOTES
1
Start of Write or Read = HDS Low and HSEL Low.
2
End of Write or Read = HDS High or HSEL High.
3
Read or Write Pulse Width = HDS Low and HSEL Low.
13.0 MHz
Min Max
1
8
2
8
3
2
3
30
1
0
20
2
0
20
1
0
23
0
2
10
–38–
16.67 MHz
20 MHz
No Frequency
Min Max
Min Max
Dependency
8
8
8
8
3
3
3
3
30
30
0
20
0
20
0
20
0
20
0
0
23
23
0
0
10
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
REV. B