ATMEGA8515L8AU

Manufacturer Part NumberATMEGA8515L8AU
DescriptionTQFP44
ManufacturerATMEL Corporation
ATMEGA8515L8AU datasheet
 

Specifications of ATMEGA8515L8AU

Date_code10+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
Page 241
242
Page 242
243
Page 243
244
Page 244
245
Page 245
246
Page 246
247
Page 247
248
Page 248
249
Page 249
250
Page 250
251
252
253
254
255
256
257
Page 241/257

Download datasheet (3Mb)Embed
PrevNext
Instruction Set Summary
Description
Mnemonics
Operands
ARITHMETIC AND LOGIC INSTRUCTIONS
ADD
Rd, Rr
Add two Registers
ADC
Rd, Rr
Add with Carry two Registers
ADIW
Rdl,K
Add Immediate to Word
SUB
Rd, Rr
Subtract two Registers
SUBI
Rd, K
Subtract Constant from Register
SBC
Rd, Rr
Subtract with Carry two Registers
SBCI
Rd, K
Subtract with Carry Constant from Reg.
SBIW
Rdl,K
Subtract Immediate from Word
AND
Rd, Rr
Logical AND Registers
ANDI
Rd, K
Logical AND Register and Constant
OR
Rd, Rr
Logical OR Registers
ORI
Rd, K
Logical OR Register and Constant
EOR
Rd, Rr
Exclusive OR Registers
COM
Rd
One’s Complement
NEG
Rd
Two’s Complement
SBR
Rd,K
Set Bit(s) in Register
CBR
Rd,K
Clear Bit(s) in Register
INC
Rd
Increment
DEC
Rd
Decrement
TST
Rd
Test for Zero or Minus
CLR
Rd
Clear Register
SER
Rd
Set Register
MUL
Rd, Rr
Multiply Unsigned
MULS
Rd, Rr
Multiply Signed
MULSU
Rd, Rr
Multiply Signed with Unsigned
FMUL
Rd, Rr
Fractional Multiply Unsigned
FMULS
Rd, Rr
Fractional Multiply Signed
FMULSU
Rd, Rr
Fractional Multiply Signed with Unsigned
BRANCH INSTRUCTIONS
RJMP
k
Relative Jump
IJMP
Indirect Jump to (Z)
RCALL
k
Relative Subroutine Call
ICALL
Indirect Call to (Z)
RET
Subroutine Return
RETI
Interrupt Return
CPSE
Rd,Rr
Compare, Skip if Equal
CP
Rd,Rr
Compare
CPC
Rd,Rr
Compare with Carry
CPI
Rd,K
Compare Register with Immediate
SBRC
Rr, b
Skip if Bit in Register Cleared
SBRS
Rr, b
Skip if Bit in Register is Set
SBIC
P, b
Skip if Bit in I/O Register Cleared
SBIS
P, b
Skip if Bit in I/O Register is Set
BRBS
s, k
Branch if Status Flag Set
BRBC
s, k
Branch if Status Flag Cleared
BREQ
k
Branch if Equal
BRNE
k
Branch if Not Equal
BRCS
k
Branch if Carry Set
BRCC
k
Branch if Carry Cleared
BRSH
k
Branch if Same or Higher
BRLO
k
Branch if Lower
BRMI
k
Branch if Minus
BRPL
k
Branch if Plus
BRGE
k
Branch if Greater or Equal, Signed
BRLT
k
Branch if Less Than Zero, Signed
BRHS
k
Branch if Half Carry Flag Set
BRHC
k
Branch if Half Carry Flag Cleared
BRTS
k
Branch if T Flag Set
BRTC
k
Branch if T Flag Cleared
BRVS
k
Branch if Overflow Flag is Set
BRVC
k
Branch if Overflow Flag is Cleared
BRIE
k
Branch if Interrupt Enabled
BRID
k
Branch if Interrupt Disabled
2512J–AVR–10/06
ATmega8515(L)
Operation
Flags
Rd ← Rd + Rr
Z,C,N,V,H
Rd ← Rd + Rr + C
Z,C,N,V,H
Rdh:Rdl ← Rdh:Rdl + K
Z,C,N,V,S
Rd ← Rd - Rr
Z,C,N,V,H
Rd ← Rd - K
Z,C,N,V,H
Rd ← Rd - Rr - C
Z,C,N,V,H
Rd ← Rd - K - C
Z,C,N,V,H
Rdh:Rdl ← Rdh:Rdl - K
Z,C,N,V,S
Rd ← Rd • Rr
Z,N,V
Rd ← Rd • K
Z,N,V
Rd ← Rd v Rr
Z,N,V
Rd ← Rd v K
Z,N,V
Rd ← Rd ⊕ Rr
Z,N,V
Rd ← $FF − Rd
Z,C,N,V
Rd ← $00 − Rd
Z,C,N,V,H
Rd ← Rd v K
Z,N,V
Rd ← Rd • ($FF - K)
Z,N,V
Rd ← Rd + 1
Z,N,V
Rd ← Rd − 1
Z,N,V
Rd ← Rd • Rd
Z,N,V
Rd ← Rd ⊕ Rd
Z,N,V
Rd ← $FF
None
R1:R0 ← Rd x Rr
Z,C
R1:R0 ← Rd x Rr
Z,C
R1:R0 ← Rd x Rr
Z,C
<< 1
R1:R0 ← (Rd x Rr)
Z,C
<< 1
R1:R0 ← (Rd x Rr)
Z,C
<< 1
R1:R0 ← (Rd x Rr)
Z,C
PC ← PC + k + 1
None
PC ← Z
None
PC ← PC + k + 1
None
PC ← Z
None
PC ← STACK
None
PC ← STACK
I
if (Rd = Rr) PC ← PC + 2 or 3
None
Rd − Rr
Z, N,V,C,H
Rd − Rr − C
Z, N,V,C,H
Rd − K
Z, N,V,C,H
if (Rr(b)=0) PC ← PC + 2 or 3
None
if (Rr(b)=1) PC ← PC + 2 or 3
None
if (P(b)=0) PC ← PC + 2 or 3
None
if (P(b)=1) PC ← PC + 2 or 3
None
if (SREG(s) = 1) then PC←PC+k + 1
None
if (SREG(s) = 0) then PC←PC+k + 1
None
if (Z = 1) then PC ← PC + k + 1
None
if (Z = 0) then PC ← PC + k + 1
None
if (C = 1) then PC ← PC + k + 1
None
if (C = 0) then PC ← PC + k + 1
None
if (C = 0) then PC ← PC + k + 1
None
if (C = 1) then PC ← PC + k + 1
None
if (N = 1) then PC ← PC + k + 1
None
if (N = 0) then PC ← PC + k + 1
None
if (N ⊕ V= 0) then PC ← PC + k + 1
None
if (N ⊕ V= 1) then PC ← PC + k + 1
None
if (H = 1) then PC ← PC + k + 1
None
if (H = 0) then PC ← PC + k + 1
None
if (T = 1) then PC ← PC + k + 1
None
if (T = 0) then PC ← PC + k + 1
None
if (V = 1) then PC ← PC + k + 1
None
if (V = 0) then PC ← PC + k + 1
None
if ( I = 1) then PC ← PC + k + 1
None
if ( I = 0) then PC ← PC + k + 1
None
#Clocks
1
1
2
1
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
3
3
4
4
1/2/3
1
1
1
1/2/3
1/2/3
1/2/3
1/2/3
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
1/2
241