S3C44B0X

Manufacturer Part NumberS3C44B0X
DescriptionBGA
ManufacturerSamsung
S3C44B0X datasheets
 


Specifications of S3C44B0X

Date_code02+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
Page 191
192
Page 192
193
Page 193
194
Page 194
195
Page 195
196
Page 196
197
Page 197
198
Page 198
199
Page 199
200
Page 200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
Page 199/488

Download datasheet (3Mb)Embed
PrevNext
CLOCK & POWER MANAGEMENT
SL_IDLE Mode (S_LCD Mode)
In SL_IDLE mode, the clock to the basic blocks is stopped. Only the LCD controller is working to maintain the LCD
screen. Less power is consumed in the SL_IDLE mode than in the IDLE mode.
SDRAM has to be in self-refresh mode during SL_IDLE mode to retain the valid data in DRAM.
Procedure for entering SL_IDLE Mode.
1. Mask all interrupts.
2. Check the LCD line counter(LINECNT) whether or not sufficient time is remained until entering SLOW mode.
LCD frame should not be changed until STEP 4.
3. Set SLOWCLKSYNC bit in LCD control register
4. Wait until the LCD line counter reaches the self-refresh line. (The LCDCON5:SELFREF bit should be enabled at
4n+1th line to enable the LCD self-refresh at 4n+0
refresh line, turn on LCDCON5:SELFREF bit.
5. Reconfigure LCDCON1 for SLOW clock. These new parameter will be effective from next LCD frame.
LCDCON2,3,4 can't be changed.
6. Wait until the LCD self-refresh command is effective.
7. Turn on SLOW mode. The SLOW mode will not be effective until the current LCD frame is completed.
8. As TLB fill operation can't be occurred after SDRAM self-refresh mode is effective. So, fill the TLB in advance like
our example code.
9. Wait until the line counter reaches 0.
10. While the line counter is 0, SL_IDLE mode should be enabled by setting CLKCON resister.
11. Wait while the line counter is 0.
12. The SL_IDLE mode will be effective just after the current frame is completed.
Procedure for Exiting from SL_IDLE Mode
1. SL_IDLE mode is woken up by EINT or alarm interrupt. Just after wake-up, the operating mode is SLOW mode.
2. change the CLKCON as normal mode(Actually, SLOW mode).
3. Check the LCD line counter whether sufficient time is remained or not until exiting SLOW mode.
LCD frame should not be changed until STEP 4.
4. Turn on MPLL if the MPLL is turned off.
5. Configure LCD parameters for NORMAL clock. These new parameter will be effective from next LCD frame.
6. Wait until the line counter is 0.
7. Turn off SLOW mode. The NORMAL mode will not be effective until the current LCD frame is completed.
8. Wait until the current frame is completed.
9. Clear SLOWCLKSYNC bit in LCD control register.
10. Wait until NORMAL mode is effective by polling the LCD line counter.
11. Wait until the LCD line counter reaches the self-refresh line. (The LCDCON5:SELFREF bit should be disabled at
4n+1th line to disable the LCD self-refresh at 4n+0
refresh line, turn off LCDCON5:SELFREF bit.
12. Unmask interrupts. The interrupt(wake-up source) will be generated.
6-16
S3C2400 RISC MICROPROCESSOR
th
line.) At the moment that the LCD line reaches the LCD self-
th
line.) At the moment that the LCD line reaches the LCD self-