S3C44B0X Samsung, S3C44B0X Datasheet - Page 271
Manufacturer Part Number
Specifications of S3C44B0X
UART Error Status FIFO
UART has the status FIFO besides the Rx FIFO register. The status FIFO indicates which data, among FIFO
registers, is received with an error. The error interrupt will be issued only when the data, which has an error, is ready
to read out. To clear the status FIFO, the URXHn with an error and UERSTATn must be read out.
It is assumed that the UART FIFO receives A, B, C, D, E characters sequentially and the frame error occurrs while
receiving 'B', and the parity error occurs while receiving 'D'.
Although the actual UART error occurred, the error interrupt will not be generated because the character, which was
received with an error, has not been read yet. The error interrupt will occur when the character is read out.
When no character is read out
After A is read out
After B is read out
After C is read out
After D is read out
After E is read out
Figure 11-3. A Case showing UART Receiving 5 Characters with 2 Errors
The frame error(in B) interrupt occurs
The parity error(in D) interrupt occurs
Error Status Generator Unit
S3C2400 RISC MICROPROCESSOR
The 'B' has to be read out
The 'D' has to be read out