S3C44B0X Samsung, S3C44B0X Datasheet - Page 62

no-image

S3C44B0X

Manufacturer Part Number
S3C44B0X
Description
BGA
Manufacturer
Samsung
Datasheets

Specifications of S3C44B0X

Date_code
02+
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
S3C2400 RISC MICROPROCESSOR
DATA PROCESSING
The data processing instruction is only executed if the condition is true. The conditions are defined in Table 3-2. The
instruction encoding is shown in Figure 3-4.
31
Cond
28
27
00
26 25
[15:12] Destination register
0 = Branch
[19:16] 1st operand register
0 = Branch
[20] Set condition codes
0 = Do not after condition codes
[24:21] Operation codes
0000 = AND-Rd: = Op1 AND Op2
0001 = EOR-Rd: = Op1 EOR Op2
0010 = SUB-Rd: = Op1-Op2
0011 = RSB-Rd: = Op2-Op1
0100 = ADD-Rd: = Op1+Op2
0101 = ADC-Rd: = Op1+Op2+C
0110 = SBC-Rd: = OP1-Op2+C-1
0111 = RSC-Rd: = Op2-Op1+C-1
1000 = TST-set condition codes on Op1 AND Op2
1001 = TEO-set condition codes on OP1 EOR Op2
1010 = CMP-set condition codes on Op1-Op2
1011 = SMN-set condition codes on Op1+Op2
1100 = ORR-Rd: = Op1 OR Op2
1101 = MOV-Rd: =Op2
1110 = BIC-Rd: = Op1 AND NOT Op2
1111 = MVN-Rd: = NOT Op2
[25] Immediate operand
0 = Operand 2 is a register
[11:0] Operand 2 type selection
[3:0] 2nd operand register
[7:0] Unsigned 8 bit immediate value
[31:28] Condition field
11
11
Rotate
L
24
OpCode
8
7
Shift
Figure 3-4. Data Processing Instructions
21
20
S
19
Imm
3
Rn
4
16
Rm
15
0
0
Rd
1 = Branch with link
1 = Branch with link
1 = Set condition codes
1 = Operand 2 is an immediate value
[11:4] Shift applied to Rm
[11:8] Shift applied to Imm
12
11
Operand2
ARM INSTRUCTION SET
0
3-9

Related parts for S3C44B0X