HEF4044BT,653 NXP Semiconductors, HEF4044BT,653 Datasheet - Page 6

• Manufacturer Part Number: HEF4044BT,653
• Description: IC R/S LATCH 3-STATE QUAD 16SOIC
• Manufacturer: NXP Semiconductors
• Series: 4000Br

Specifications of HEF4044BT,653

• Logic Type: S-R Latch
• Package / Case: 16-SOIC (3.9mm Width)
• Circuit: 4:4
• Output Type: Tri-State
• Voltage - Supply: 3 V ~ 15 V
• Independent Circuits: 4
• Delay Time - Propagation: 30ns
• Current - Output High, Low: 3mA, 3mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Number Of Circuits: 4
• Logic Family: HEF4000
• Polarity: Non-Inverting
• High Level Output Current: - 3.6 mA
• Low Level Output Current: 32 mA
• Propagation Delay Time: 30 ns at 15 V
• Supply Voltage (max): 15.5 V
• Supply Voltage (min): 4.5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 933372890653; HEF4044BTD-T; HEF4044BTD-T

NXP Semiconductors
Table 8.
P
12. Waveforms
HEF4044B_9
Product data sheet
Symbol
P
D
Fig 4.
D
can be calculated from the formulas shown. V
Measurement points are given in
Logic levels: V
Set (nS) and reset (nR) inputs pulse width and propagation delay to latch output (nQ) and
output nQ transition time
Dynamic power dissipation P
Parameter
dynamic power
dissipation
OL
and V
OH
V
10 V
15 V
5 V
DD
are typical output voltage levels that occur with the output load.
output nQ
input nR
input nS
Table
Typical formula for P
P
P
P
D
V
V
0 V
0 V
D
D
D
OH
OL
V
V
9.
= 1300 × f
= 5200 × f
= 12900 × f
I
I
Rev. 09 — 15 December 2009
90 %
SS
V
10 %
= 0 V; t
M
V
M
i
i
10 %
+ Σ(f
+ Σ(f
i
t
+ Σ(f
f
r
t
W
90 %
= t
t
PLH
t
o
o
TLH
f
o
× C
× C
≤
× C
D
20 ns; T
(μW)
L
L
) × V
) × V
L
) × V
V
t
M
r
DD
DD
amb
DD
2
2
2
= 25
t
W
t
PHL
t
THL
001aai543
Quad R/S latch with 3-state outputs
°
C.
where:
f
f
C
V
Σ(f
i
o
DD
= input frequency in MHz,
L
= output frequency in MHz,
o
= output load capacitance in pF,
× C
= supply voltage in V,
L
) = sum of the outputs.
HEF4044B
© NXP B.V. 2009. All rights reserved.
6 of 13