PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 

Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 10/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
2.2.1
GENERAL PURPOSE REGISTER
FILE
The register file is organized as 128 x 8 in the
PIC16F684. Each register is accessed, either directly
or indirectly, through the File Select Register (FSR)
(see Section 2.4 “Indirect Addressing, INDF and
FSR Registers”).
2.2.2
SPECIAL FUNCTION REGISTERS
The Special Function Registers are registers used by
the CPU and peripheral functions for controlling the
desired operation of the device (see Table 2-1). These
registers are static RAM.
The special registers can be classified into two sets:
core and peripheral. The Special Function Registers
associated with the “core” are described in this section.
Those related to the operation of the peripheral
features are described in the section of that peripheral
feature.
DS41202C-page 8
FIGURE 2-2:
DATA MEMORY MAP OF
THE PIC16F684
File
Address
(1)
Indirect Addr.
00h
TMR0
01h
02h
PCL
STATUS
03h
FSR
04h
PORTA
05h
06h
PORTC
07h
08h
09h
PCLATH
0Ah
INTCON
0Bh
PIR1
0Ch
0Dh
TMR1L
0Eh
TMR1H
0Fh
T1CON
10h
TMR2
11h
T2CON
12h
CCPR1L
13h
CCPR1H
14h
CCP1CON
15h
PWM1CON
16h
ECCPAS
17h
WDTCON
18h
CMCON0
19h
CMCON1
1Ah
1Bh
1Ch
1Dh
ADRESH
1Eh
ADCON0
1Fh
20h
General
Purpose
Registers
96 Bytes
7Fh
BANK 0
Unimplemented data memory locations, read as ‘0’.
Note 1: Not a physical register.
Preliminary
 2004 Microchip Technology Inc.
File
Address
(1)
Indirect Addr.
80h
OPTION_REG
81h
82h
PCL
STATUS
83h
FSR
84h
TRISA
85h
86h
TRISC
87h
88h
89h
PCLATH
8Ah
INTCON
8Bh
PIE1
8Ch
8Dh
PCON
8Eh
OSCCON
8Fh
OSCTUNE
90h
ANSEL
91h
PR2
92h
93h
94h
WPUA
95h
IOCA
96h
97h
98h
VRCON
99h
EEDAT
9Ah
EEADR
9Bh
EECON1
9Ch
(1)
EECON2
9Dh
ADRESL
9Eh
ADCON1
9Fh
General
A0h
Purpose
Registers
32 Bytes
BFh
F0h
ACCESSES 70h-7Fh
FFh
BANK 1