PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 

Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 11/164

Download datasheet (3Mb)Embed
PrevNext
TABLE 2-1:
PIC16F684 SPECIAL REGISTERS SUMMARY BANK 0
Addr
Name
Bit 7
Bit 6
Bank 0
00h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
01h
TMR0
Timer0 Module’s register
02h
PCL
Program Counter’s (PC) Least Significant Byte
(1)
(1)
03h
STATUS
IRP
RP1
04h
FSR
Indirect Data Memory Address Pointer
05h
PORTA
06h
Unimplemented
07h
PORTC
08h
Unimplemented
09h
Unimplemented
0Ah
PCLATH
0Bh
INTCON
GIE
PEIE
0Ch
PIR1
EEIF
ADIF
0Dh
Unimplemented
0Eh
TMR1L
Holding Register for the Least Significant Byte of the 16-bit TMR1
0Fh
TMR1H
Holding Register for the Most Significant Byte of the 16-bit TMR1
10h
T1CON
T1GINV
TMR1GE
11h
TMR2
Timer2 Module register
12h
T2CON
TOUTPS3
13h
CCPR1L
Capture/Compare/PWM Register 1 Low Byte
14h
CCPR1H
Capture/Compare/PWM Register 1 High Byte
15h
CCP1CON
P1M1
P1M0
16h
PWM1CON
PRSEN
PDC6
17h
ECCPAS
ECCPASE
ECCPAS2
18h
WDTCON
19h
CMCON0
C2OUT
C1OUT
1Ah
CMCON1
1Bh
Unimplemented
1Ch
Unimplemented
1Dh
Unimplemented
1Eh
ADRESH
Most Significant 8 bits of the left shifted A/D result or 2 bits of right shifted result
1Fh
ADCON0
ADFM
VCFG
Legend:
— = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded =
unimplemented
Note 1:
IRP and RP1 bits are reserved, always maintain these bits clear.
 2004 Microchip Technology Inc.
Bit 5
Bit 4
Bit 3
Bit 2
RP0
TO
PD
Z
RA5
RA4
RA3
RA2
RC5
RC4
RC3
RC2
Write Buffer for upper 5 bits of Program Counter
T0IE
INTE
RAIE
T0IF
CCP1IF
C2IF
C1IF
OSFIF
T1CKPS1
T1CKPS0
T1OSCEN
T1SYNC
TOUTPS2
TOUTPS1
TOUTPS0
TMR2ON
DC1B1
DC1B0
CCP1M3
CCP1M2
PDC5
PDC4
PDC3
PDC2
ECCPAS1
ECCPAS0
PSSAC1
PSSAC0
WDTPS3
WDTPS2
WDTPS1
C2INV
C1INV
CIS
CM2
CHS2
CHS1
CHS0
Preliminary
PIC16F684
Value on
Bit 1
Bit 0
Page
POR, BOD
17, 99
xxxx xxxx
45, 99
xxxx xxxx
17, 99
0000 0000
DC
C
11, 99
0001 1xxx
17, 99
xxxx xxxx
RA1
RA0
31, 99
--xx xxxx
RC1
RC0
40, 99
--xx xxxx
17, 99
---0 0000
INTF
RAIF
13, 99
0000 0000
TMR2IF
TMR1IF
15, 99
0000 0000
49, 99
xxxx xxxx
49, 99
xxxx xxxx
51, 99
0000 0000
TMR1CS
TMR1ON
53, 99
0000 0000
T2CKPS1
T2CKPS0 -000 0000
53, 99
75, 99
XXXX XXXX
75, 99
XXXX XXXX
75, 99
0000 0000
CCP1M1
CCP1M0
85, 99
0000 0000
PDC1
PDC0
86, 99
0000 0000
PSSBD1
PSSBD0
WDTPS0
SWDTEN
106, 99
---0 1000
CM1
CM0
55, 99
0000 0000
T1GSS
C2SYNC
59, 99
---- --10
65, 99
xxxx xxxx
66, 99
GO/DONE
ADON
00-0 0000
DS41202C-page 9