PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 12/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
TABLE 2-2:
PIC16F684 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1
Addr
Name
Bit 7
Bit 6
Bank 1
80h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
81h
OPTION_REG
RAPU
INTEDG
82h
PCL
Program Counter’s (PC) Least Significant Byte
(1)
(1)
83h
STATUS
IRP
RP1
84h
FSR
Indirect Data Memory Address Pointer
85h
TRISA
86h
Unimplemented
87h
TRISC
88h
Unimplemented
89h
Unimplemented
8Ah
PCLATH
8Bh
INTCON
GIE
PEIE
8Ch
PIE1
EEIE
ADIE
8Dh
Unimplemented
8Eh
PCON
8Fh
OSCCON
IRCF2
90h
OSCTUNE
91h
ANSEL
ANS7
ANS6
92h
PR2
Timer2 Module Period Register
93h
Unimplemented
94h
Unimplemented
(3)
95h
WPUA
96h
IOCA
97h
Unimplemented
98h
Unimplemented
99h
VRCON
VREN
9Ah
EEDAT
EEDAT7
EEDAT6
9Bh
EEADR
EEADR7
EEADR6
9Ch
EECON1
9Dh
EECON2
EEPROM Control Register 2 (not a physical register)
9Eh
ADRESL
Least Significant 2 bits of the left shifted result or 8 bits of the right shifted result
9Fh
ADCON1
ADCS2
Legend:
— = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note
1:
IRP and RP1 bits are reserved, always maintain these bits clear.
2:
OSTS bit OSCCON <3> reset to ‘0’ with Dual Speed Start-up and LP, HS or XT selected as the oscillator.
3:
RA3 pull-up is enabled when MCLRE is ‘1’ in the Configuration Word register.
DS41202C-page 10
Bit 5
Bit 4
Bit 3
Bit 2
T0CS
T0SE
PSA
PS2
RP0
TO
PD
Z
TRISA5
TRISA4
TRISA3
TRISA2
TRISC5
TRISC4
TRISC3
TRISC2
Write Buffer for upper 5 bits of Program Counter
T0IE
INTE
RAIE
T0IF
CCP1IE
C2IE
C1IE
OSFIE
ULPWUE
SBODEN
(2)
IRCF1
IRCF0
OSTS
HTS
TUN4
TUN3
TUN2
ANS5
ANS4
ANS3
ANS2
WPUA5
WPUA4
WPUA2
IOCA5
IOCA4
IOCA3
IOCA2
VRR
VR3
VR2
EEDAT5
EEDAT4
EEDAT3
EEDAT2
EEADR5
EEADR4
EEADR3
EEADR2
WRERR
WREN
ADCS1
ADCS0
Preliminary
Value on
Bit 1
Bit 0
Page
POR, BOD
17, 99
xxxx xxxx
PS1
PS0
12, 99
1111 1111
17, 99
0000 0000
DC
C
11, 99
0001 1xxx
17, 99
xxxx xxxx
TRISA1
TRISA0
32, 99
--11 1111
TRISC1
TRISC0
43, 99
--11 1111
17, 99
---0 0000
INTF
RAIF
13, 99
0000 0000
TMR2IE
TMR1IE
14, 99
0000 0000
POR
BOD
16, 99
--01 --qq
LTS
SCS
29, 99
-110 x000
TUN1
TUN0
23, 99
---0 0000
ANS1
ANS0
65, 99
1111 1111
53, 99
1111 1111
WPUA1
WPUA0
32, 100
--11 -111
IOCA1
IOCA0
33, 100
--00 0000
VR1
VR0
62, 100
0-0- 0000
EEDAT1
EEDAT0
71, 100
0000 0000
EEADR1
EEADR0
71, 100
0000 0000
WR
RD
72, 100
---- x000
72, 100
---- ----
65, 100
xxxx xxxx
66, 100
-000 ----
 2004 Microchip Technology Inc.