PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 120/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
RRF
Rotate Right f through Carry
Syntax:
[ label ]
RRF f,d
Operands:
0
f
127
d
[0,1]
Operation:
See description below
Status Affected:
C
Description:
The contents of register ‘f’ are
rotated one bit to the right through
the Carry flag. If ‘d’ is ‘0’, the
result is placed in the W register.
If ‘d’ is ‘1’, the result is placed
back in register ‘f’.
C
Register f
SLEEP
Enter Sleep mode
Syntax:
[ label ] SLEEP
Operands:
None
Operation:
00h
WDT,
0
WDT prescaler,
1
TO,
0
PD
Status Affected:
TO, PD
Description:
The power-down Status bit, PD is
cleared. Time-out Status bit, TO
is set. Watchdog Timer and its
prescaler are cleared.
The processor is put into Sleep
mode with the oscillator stopped.
SUBLW
Subtract W from literal
Syntax:
[ label ] SUBLW k
Operands:
0
k
255
Operation:
k - (W)
W)
Status Affected: C, DC, Z
Description:
The W register is subtracted (2’s
complement method) from the
eight-bit literal ‘k’. The result is
placed in the W register.
DS41202C-page 118
SUBWF
Subtract W from f
Syntax:
[ label ] SUBWF f,d
Operands:
0
f
127
d
[0,1]
Operation:
(f) - (W)
Status Affected: C, DC, Z
Description:
Subtract (2’s complement method)
W register from register ‘f’. If ‘d’ is
‘0’, the result is stored in the W
register. If ‘d’ is ‘1’, the result is
stored back in register ‘f’.
SWAPF
Swap Nibbles in f
Syntax:
[ label ] SWAPF f,d
Operands:
0
f
d
[0,1]
Operation:
(f<3:0>)
(f<7:4>)
Status Affected:
None
Description:
The upper and lower nibbles of
register ‘f’ are exchanged. If ‘d’ is
‘0’, the result is placed in the W
register. If ‘d’ is ‘1’, the result is
placed in register ‘f’.
XORLW
Exclusive OR literal with W
Syntax:
[ label ] XORLW k
Operands:
0
k
Operation:
(W) .XOR. k
Status Affected:
Z
Description:
The contents of the W register
are XOR’ed with the eight-bit
literal ‘k’. The result is placed in
the W register.
Preliminary
 2004 Microchip Technology Inc.
destination)
127
(destination<7:4>),
(destination<3:0>)
255
W)