PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 141
142
Page 142
143
Page 143
144
Page 144
145
Page 145
146
Page 146
147
Page 147
148
Page 148
149
Page 149
150
Page 150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 147/164

Download datasheet (3Mb)Embed
PrevNext
FIGURE 15-9:
PIC16F684 A/D CONVERSION TIMING (NORMAL MODE)
BSF ADCON0, GO
134
(T
OSC
Q4
A/D CLK
A/D Data
ADRES
ADIF
GO
132
Sample
Note 1: If the A/D clock source is selected as RC, a time of T
SLEEP instruction to be executed.
TABLE 15-10: PIC16F684 A/D CONVERSION REQUIREMENTS
Standard Operating Conditions (unless otherwise stated)
Operating temperature
-40°C
T
A
Param
Sym
Characteristic
No.
130
T
A/D Clock Period
AD
130
T
A/D Internal RC
AD
Oscillator Period
131
T
Conversion Time
CNV
(not including
(1)
Acquisition Time)
132
T
Acquisition Time
ACQ
134
T
Q4 to A/D Clock
GO
Start
*
These parameters are characterized but not tested.
† Data in ‘Typ’ column is at 5.0V, 25 C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1:
ADRESH and ADRESL registers may be read on the following T
2:
See Table 9-1 for minimum conditions.
 2004 Microchip Technology Inc.
(1)
/2)
131
130
9
8
7
6
3
OLD_DATA
Sampling Stopped
is added before the A/D clock starts. This allows the
CY
+125°C
Min
Typ†
Max
Units
1.6
3.0*
3.0*
6.0
9.0*
2.0*
4.0
6.0*
11
T
AD
11.5
5*
T
/2
OSC
CY
Preliminary
PIC16F684
1 T
CY
2
1
0
NEW_DATA
1 T
CY
DONE
Conditions
s
T
-based, V
3.0V
OSC
REF
s
T
-based, V
full range
OSC
REF
ADCS<1:0> = 11 (RC mode)
s
At V
= 2.5V
DD
s
At V
= 5.0V
DD
Set GO bit to new data in A/D Result
register
s
s
The minimum time is the amplifier
settling time. This may be used if the
“new” input voltage has not changed
by more than 1 LSb (i.e., 4.1 mV @
4.096V) from the last sampled
voltage (as stored on C
).
HOLD
If the A/D clock source is selected as
RC, a time of T
is added before
CY
the A/D clock starts. This allows the
SLEEP instruction to be executed.
cycle.
DS41202C-page 145