PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 

Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 34/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
REGISTER 4-2:
TRISA – PORTA TRI-STATE REGISTER (ADDRESS: 85h)
U-0
bit 7
bit 7-6:
Unimplemented: Read as ‘0’
bit 5-0:
TRISA<5:0>: PORTA Tri-State Control bit
1 = PORTA pin configured as an input (tri-stated)
0 = PORTA pin configured as an output
Note 1: TRISA<3> always reads ‘1’.
2: TRISA<5:4> always reads ‘1’ in XT, HS and LP OSC modes.
Legend:
R = Readable bit
-n = Value at POR
REGISTER 4-3:
WPUA – WEAK PULL-UP REGISTER (ADDRESS: 95h)
U-0
bit 7
bit 7-6
Unimplemented: Read as ‘0’
bit 5-4
WPUA<5:4>: Weak Pull-up Register bit
1 = Pull-up enabled
0 = Pull-up disabled
bit 3
Unimplemented: Read as ‘0’
bit 2-0
WPUA<2:0>: Weak Pull-up Register bit
1 = Pull-up enabled
0 = Pull-up disabled
Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.
2: The weak pull-up device is automatically disabled if the pin is in Output mode
(TRISA = 0).
3: The RA3 pull-up is enabled when configured as MCLR and disabled as an I/O in
the configuration word.
4: WPUA<5:4> always reads ‘1’ in XT, HS and LP OSC modes.
Legend:
R = Readable bit
-n = Value at POR
DS41202C-page 32
U-0
R/W-1
R/W-1
R-1
TRISA5
TRISA4
TRISA3
W = Writable bit
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
‘0’ = Bit is cleared
U-0
R/W-1
R/W-1
U-0
WPUA5
WPUA4
W = Writable bit
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
‘0’ = Bit is cleared
Preliminary
R/W-1
R/W-1
R/W-1
TRISA2
TRISA1
TRISA0
bit 0
x = Bit is unknown
R/W-1
R/W-1
R/W-1
WPUA2
WPUA1
WPUA0
bit 0
x = Bit is unknown
 2004 Microchip Technology Inc.