PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 49/164

Download datasheet (3Mb)Embed
PrevNext
5.4
Prescaler
An 8-bit counter is available as a prescaler for the
Timer0 module, or as a postscaler for the Watchdog
Timer. For simplicity, this counter will be referred to as
“prescaler” throughout this data sheet. The prescaler
assignment is controlled in software by the control bit
PSA (OPTION_REG<3>). Clearing the PSA bit will
assign the prescaler to Timer0. Prescale values are
selectable via the PS<2:0> bits (OPTION_REG<2:0>).
The prescaler is not readable or writable. When
assigned to the Timer0 module, all instructions writing
to the TMR0 register (e.g., CLRF 1,
BSF 1, x....etc.) will clear the prescaler. When
assigned to WDT, a CLRWDT instruction will clear the
prescaler along with the Watchdog Timer.
5.4.1
SWITCHING PRESCALER
ASSIGNMENT
The prescaler assignment is fully under software
control (i.e., it can be changed “on the fly” during
program execution). To avoid an unintended device
Reset,
the
following
instruction
(Example 5-1 and Example 5-2) must be executed
when changing the prescaler assignment from Timer0
to WDT.
TABLE 5-1:
REGISTERS ASSOCIATED WITH TIMER0
Address
Name
Bit 7
Bit 6
01h
TMR0
Timer0 Module register
0Bh/8Bh INTCON
GIE
PEIE
81h
OPTION_REG
RAPU
INTEDG
85h
TRISA
Legend:
— = Unimplemented locations, read as ‘0’, u = unchanged, x = unknown. Shaded cells are not used by the Timer0
module.
 2004 Microchip Technology Inc.
EXAMPLE 5-1:
BCF
STATUS,RP0
CLRWDT
CLRF
TMR0
BSF
STATUS,RP0
MOVLW
b’00101111’
MOVWF
OPTION_REG
CLRWDT
MOVLW
b’00101xxx’
MOVWF 1,
MOVWF
OPTION_REG
BCF
STATUS,RP0
To change prescaler from the WDT to the TMR0
module, use the sequence shown in Example 5-2. This
precaution must be taken even if the WDT is disabled.
EXAMPLE 5-2:
CLRWDT
sequence
BSF
STATUS,RP0
MOVLW
b’xxxx0xxx’
MOVWF
OPTION_REG
BCF
STATUS,RP0
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
T0IE
INTE
RAIE
T0IF
INTF
T0CS
T0SE
PSA
PS2
PS1
TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
Preliminary
PIC16F684
CHANGING PRESCALER
(TIMER0 WDT)
;Bank 0
;Clear WDT
;Clear TMR0 and
; prescaler
;Bank 1
;Required if desired
; PS2:PS0 is
; 000 or 001
;
;Set postscaler to
; desired WDT rate
;Bank 0
CHANGING PRESCALER
(WDT TIMER0)
;Clear WDT and
; prescaler
;Bank 1
;Select TMR0,
; prescale, and
; clock source
;
;Bank 0
Value on
Value on
Bit 0
all other
POR, BOD
Resets
xxxx xxxx uuuu uuuu
RAIF
0000 0000 0000 0000
PS0
1111 1111 1111 1111
DS41202C-page 47