PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 73/164

Download datasheet (3Mb)Embed
PrevNext
10.0
DATA EEPROM MEMORY
The EEPROM data memory is readable and writable
during normal operation (full V
range). This memory
DD
is not directly mapped in the register file space.
Instead, it is indirectly addressed through the Special
Function Registers. There are four SFRs used to read
and write this memory:
• EECON1
• EECON2 (not a physically implemented register)
• EEDAT
• EEADR
EEDAT holds the 8-bit data for read/write, and EEADR
holds the address of the EEPROM location being
accessed. PIC16F684 has 256 bytes of data EEPROM
with an address range from 0h to FFh.
REGISTER 10-1:
EEDAT – EEPROM DATA REGISTER (ADDRESS: 9Ah)
R/W-0
R/W-0
EEDAT7
EEDAT6
bit 7
bit 7-0
EEDATn: Byte Value to Write to or Read From Data EEPROM bits
Legend:
R = Readable bit
-n = Value at POR
REGISTER 10-2:
EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)
R/W-0
R/W-0
EEADR7
EEADR6
bit 7
bit 7-0
EEADR: Specifies One of 256 Locations for EEPROM Read/Write Operation bits
Legend:
R = Readable bit
-n = Value at POR
 2004 Microchip Technology Inc.
The EEPROM data memory allows byte read and write.
A byte write automatically erases the location and
writes the new data (erase before write). The EEPROM
data memory is rated for high erase/write cycles. The
write time is controlled by an on-chip timer. The write
time will vary with voltage and temperature as well as
from chip-to-chip. Please refer to AC Specifications in
Section 15.0 “Electrical Specifications” for exact
limits.
When the data memory is code-protected, the CPU
may continue to read and write the data EEPROM
memory. The device programmer can no longer access
the data EEPROM data and will read zeroes.
Additional information on the data EEPROM is
available in the “PICmicro
Reference Manual” (DS33023).
R/W-0
R/W-0
R/W-0
EEDAT5
EEDAT4
EEDAT3
W = Writable bit
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
‘0’ = Bit is cleared
R/W-0
R/W-0
R/W-0
EEADR5
EEADR4
EEADR3
W = Writable bit
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
‘0’ = Bit is cleared
Preliminary
PIC16F684
®
Mid-Range MCU Family
R/W-0
R/W-0
R/W-0
EEDAT2 EEDAT1
EEDAT0
bit 0
x = Bit is unknown
R/W-0
R/W-0
R/W-0
EEADR2 EEADR1 EEADR0
bit 0
x = Bit is unknown
DS41202C-page 71