PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 81/164

Download datasheet (3Mb)Embed
PrevNext
11.3.2
PWM PERIOD
A PWM output (Figure 11-4 and Figure 11-5) has a time
base (period) and a time that the output is active (duty
cycle). The PWM period is specified by writing to the
PR2 register. The PWM period can be calculated using
the following formula:
EQUATION 11-1:
PWM period
=
PR2
+
1
4 T
(TMR2 prescale value)
PWM frequency is defined as 1 / [PWM period].
When TMR2 is equal to PR2, the following three events
occur on the next increment cycle:
• TMR2 is cleared
• The appropriate PWM pin toggles. In Dual PWM
mode, this occurs after the dead band delay
expires (exception: if PWM duty cycle = 0%, the
pin will not be set)
• The PWM duty cycle is latched from CCPR1L into
CCPR1H
Note:
The Timer2 postscaler (see Section 7.1
“Timer2 Operation”) is not used in the
determination of the PWM frequency. The
postscaler could be used to have a servo
update rate at a different frequency than
the PWM output.
11.3.3
PWM DUTY CYCLE
The PWM duty cycle is specified by writing to the
CCPR1L
register
and
to
the
(CCP1CON<5:4>) bits. Up to 10 bits of resolution is
available. The CCPR1L contains the eight MSbs and
the DC1B<1:0> contains the two LSbs. CCPR1L and
DC1B<1:0> can be written to at any time. In PWM
mode, CCPR1H is a read-only register. This 10-bit
value is represented by CCPR1L (CCP1CON<5:4>).
TABLE 11-4:
EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (F
PWM Frequency
1.22 kHz
Timer Prescale (1, 4, 16)
16
PR2 Value
0xFF
Maximum Resolution (bits)
10
Note 1:
Changing duty cycle will cause a glitch.
 2004 Microchip Technology Inc.
The following equation is used to calculate the PWM
duty cycle in time:
EQUATION 11-2:
PWM duty cycle
T
OSC
When the CCPR1H and 2-bit latch match TMR2,
OSC
concatenated with an internal 2-bit Q clock or 2 bits of
the TMR2 prescaler, the appropriate PWM pin is
toggled. In Dual PWM mode, the pin will be toggled
after the dead band time has expired.
The polarity (active-high or active-low) and mode of the
signal
are
(CCP1CON<7:6>)
(CCP1CON<3:0>) bits.
The maximum PWM resolution for a given PWM
frequency is given by the formula:
EQUATION 11-3:
Resolution
All control registers are double buffered and are loaded
at the beginning of a new PWM cycle (the period
boundary when Timer2 resets) in order to prevent
glitches on any of the outputs. The exception is the
PWM delay register, which is loaded at either the duty
cycle boundary or the period boundary (whichever
comes first). Because of the buffering, the module
DC1B<1:0>
waits until the timer resets, instead of starting immedi-
ately. This means that enhanced PWM waveforms do
not exactly match the standard PWM waveforms, but
are instead offset by one full instruction cycle (4 T
Note:
If the PWM duty cycle value is longer than
the PWM period, the assigned PWM pin(s)
will remain unchanged.
(1)
(1)
4.88 kHz
19.53 kHz
78.12 kHz
4
1
0xFF
0xFF
10
10
Preliminary
PIC16F684
=
CCPR1L:CCP1CON<5:4>
(TMR2 prescale value)
configured
by
the
P1M<1:0>
and
CCP1M<3:0>
F
OSC
------------------------------------------------------------ -
log
F
TMR2 Prescaler
PWM
-------------------------------------------------------------------------- - bits
=
log
2
).
OSC
= 20 MHz)
OSC
156.3 kHz
208.3 kHz
1
1
1
0x3F
0x1F
0x17
8
7
6.6
DS41202C-page 79