PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 85/164

Download datasheet (3Mb)Embed
PrevNext
FIGURE 11-9:
EXAMPLE OF FULL-BRIDGE APPLICATION
P1A
P1B
PIC16F684
P1C
P1D
11.3.5.1
Direction Change in Full-Bridge
Mode
In the Full-bridge Output mode, the P1M1 bit
(CCP1CON<7>)
allows
user
to
Forward/Reverse direction. When the application firm-
ware changes this direction control bit, the module will
assume the new direction on the next PWM cycle.
Just before the end of the current PWM period, the
modulated outputs (P1B and P1D) are placed in their
inactive state, while the unmodulated outputs (P1A and
P1C) are switched to drive in the opposite direction. This
occurs in a time interval of (4 T
*(Timer2 Prescale
OSC
value)) before the next PWM period begins. The Timer2
prescaler will be either 1, 4 or 16, depending on the
value of the T2CKPS<1:0> bits (T2CON<1:0>). During
the interval from the switch of the unmodulated outputs
to the beginning of the next period, the modulated out-
puts (P1B and P1D) remain inactive. This relationship is
shown in Figure 11-10.
Note that in the Full-bridge Output mode, the ECCP
module does not provide any dead band delay. In
general, since only one output is modulated at all times,
dead band delay is not required. However, there is a
situation where a dead band delay might be required.
This situation occurs when both of the following
conditions are true:
1.
The direction of the PWM output changes when
the duty cycle of the output is at or near 100%.
2.
The turn off time of the power switch, including
the power device and driver circuit, is greater
than the turn on time.
 2004 Microchip Technology Inc.
V+
QA
FET
Driver
Load
FET
Driver
QB
V-
Figure 11-11 shows an example where the PWM
direction changes from forward to reverse, at a near
100% duty cycle. At time t1, the output P1A and P1D
become inactive, while output P1C becomes active. In
control
the
this example, since the turn off time of the power
devices is longer than the turn on time, a shoot-through
current may flow through power devices QC and QD
(see Figure 11-9) for the duration of ‘t’. The same
phenomenon will occur to power devices QA and QB
for PWM direction change from reverse to forward.
If changing PWM direction at high duty cycle is required
for an application, one of the following requirements
must be met:
1.
Reduce PWM duty cycle for one PWM period
before changing directions.
2.
Use switch drivers that can drive the switches off
faster than they can drive them on.
Other options to prevent shoot-through current may
exist.
Preliminary
PIC16F684
QC
FET
Driver
FET
Driver
QD
DS41202C-page 83