PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 

Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 87/164

Download datasheet (3Mb)Embed
PrevNext
11.3.6
PROGRAMMABLE DEAD BAND
DELAY
In half-bridge applications where all power switches are
modulated at the PWM frequency at all times, the
power switches normally require more time to turn off
than to turn on. If both the upper and lower power
switches are switched at the same time (one turned on,
and the other turned off), both switches may be on for
a short period of time until one switch completely turns
off. During this brief interval, a very high current
(shoot-through current) may flow through both power
switches, shorting the bridge supply. To avoid this
potentially destructive shoot-through current from
flowing during switching, turning on either of the power
switches is normally delayed to allow the other switch
to completely turn off.
In the Half-bridge Output mode, a digitally program-
mable dead band delay is available to avoid
shoot-through current from destroying the bridge
power switches. The delay occurs at the signal transi-
tion from the non-active state to the active state. See
Figure 11-6 for illustration. The lower seven bits of the
PWM1CON register (Register 11-2) sets the delay
period in terms of microcontroller instruction cycles
(T
or 4 T
).
CY
OSC
REGISTER 11-2:
PWM1CON – PWM CONFIGURATION REGISTER (ADDRESS: 16
R/W-0
R/W-0
PRSEN
PDC6
bit 7
bit 7
PRSEN: PWM Restart Enable bit
1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event
goes away; the PWM restarts automatically.
0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM.
bit 6-0
PDC<6:0>: PWM Delay Count bits
Number of F
OSC
transition active, and the actual time it transitions active.
Legend:
R = Readable bit
-n = Value at POR
 2004 Microchip Technology Inc.
11.3.7
ENHANCED PWM
AUTO-SHUTDOWN
When the ECCP is programmed for any of the
enhanced PWM modes, the active output pins may be
configured for auto-shutdown. Auto-shutdown immedi-
ately places the enhanced PWM output pins into a
defined shutdown state when a shutdown event
occurs.
A shutdown event can be caused by either of the two
comparators or the INT pin (or any combination of
these three sources). The comparators may be used to
monitor a voltage input proportional to a current being
monitored in the bridge circuit. If the voltage exceeds a
threshold, the comparator switches state and triggers a
shutdown. Alternatively, a digital signal on the INT pin
can also trigger a shutdown. The auto-shutdown
feature can be disabled by not selecting any
auto-shutdown sources. The auto-shutdown sources to
be used are selected using the ECCPAS<2:0> bits
(ECCPAS<6:4>).
When a shutdown occurs, the output pins are
asynchronously placed in their shutdown states, spec-
ified by the PSSAC<1:0> and PSSBD<1:0> bits
(ECCPAS<3:0>). Each pin pair (P1A/P1C and
P1B/P1D) may be set to drive high, drive low, or be
tri-stated
(not
(ECCPAS<7>) is also set to hold the enhanced PWM
outputs in their shutdown states.
The ECCPASE bit is set by hardware when a shutdown
event occurs. If Auto-restarts are not enabled, the
ECCPASE bit is cleared by firmware when the cause of
the shutdown clears. If Auto-restarts are enabled, the
ECCPASE bit is automatically cleared when the cause
of
the
auto-shutdown
Section 11.3.7.1 “Auto-shutdown and Auto-restart”
for more information.
R/W-0
R/W-0
R/W-0
PDC5
PDC4
PDC3
/4 (4*T
) cycles between the scheduled time when a PWM signal should
OSC
W = Writable bit
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
‘0’ = Bit is cleared
Preliminary
PIC16F684
driving).
The
ECCPASE
bit
has
cleared.
See
)
h
R/W-0
R/W-0
R/W-0
PDC2
PDC1
PDC0
bit 0
x = Bit is unknown
DS41202C-page 85