PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 

Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 90/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
11.3.9
OPERATION IN SLEEP MODE
In Sleep mode, all clock sources are disabled. Timer2
will not increment, and the state of the module will not
change. If the ECCP pin is driving a value, it will
continue to drive that value. When the device wakes
up, it will continue from this state.
11.3.9.1
OPERATION WITH FAIL-SAFE
CLOCK MONITOR
If the Fail-Safe Clock Monitor is enabled, a clock failure
will force the ECCP to be clocked from the internal
oscillator clock source, which may have a different
clock frequency than the primary clock.
See Section 3.0 “Clock Sources” for additional
details.
11.3.10
EFFECTS OF A RESET
Any Reset will force all ports to Input mode and the
ECCP registers to their Reset states.
This forces the Enhanced CCP module to reset to a
state compatible with the standard CCP module.
DS41202C-page 88
11.3.11
SETUP FOR PWM OPERATION
The following steps should be taken when configuring
the ECCP module for PWM operation:
1.
Configure the PWM pins P1A and P1B (and
P1C and P1D, if used) as inputs by setting the
corresponding TRISC bits.
2.
Set the PWM period by loading the PR2 register.
3.
Configure the ECCP module for the desired
PWM mode and configuration by loading the
CCP1CON register with the appropriate values:
• Select one of the available output
configurations and direction with the
P1M<1:0> bits.
• Select the polarities of the PWM output
signals with the CCP1M<3:0> bits.
4.
Set the PWM duty cycle by loading the CCPR1L
register and CCP1CON<5:4> bits.
5.
For Half-bridge Output mode, set the dead band
delay by loading PWM1CON<6:0> with the
appropriate value.
6.
If auto-shutdown operation is required, load the
ECCPAS register:
• Select the auto-shutdown sources using the
ECCPAS<2:0> bits.
• Select the shutdown states of the PWM
output pins using PSSAC<1:0> and
PSSBD<1:0> bits.
• Set the ECCPASE bit (ECCPAS<7>).
• Configure the comparators using the
CMCON0 register (Register 8-1).
• Configure the comparator inputs as analog
inputs.
7.
If auto-restart operation is required, set the
PRSEN bit (PWM1CON<7>).
8.
Configure and start TMR2:
• Clear the TMR2 interrupt flag bit by clearing
the TMR2IF bit (PIR1<1>).
• Set the TMR2 prescale value by loading the
T2CKPS bits (T2CON<1:0>).
• Enable Timer2 by setting the TMR2ON bit
(T2CON<2>).
9.
Enable PWM outputs after a new PWM cycle
has started:
• Wait until TMR2 overflows (TMR2IF bit is set).
• Enable the CCP1/P1A, P1B, P1C and/or P1D
pin outputs by clearing the respective TRISC
bits.
• Clear the ECCPASE bit (ECCPAS<7>).
Preliminary
 2004 Microchip Technology Inc.