PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 98/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
12.3.4
POWER-UP TIMER (PWRT)
The Power-up Timer provides a fixed 64 ms (nominal)
time-out on power-up only, from POR or Brown-out
Detect. The Power-up Timer operates from the 31 kHz
LFINTOSC oscillator. For more information, see
Section 3.4 “Internal Clock Modes”. The chip is kept
in Reset as long as PWRT is active. The PWRT delay
allows the V
to rise to an acceptable level. A config-
DD
uration bit, PWRTE, can disable (if set) or enable (if
cleared or programmed) the Power-up Timer. The
Power-up Timer should be enabled when Brown-out
Detect is enabled, although it is not required.
The Power-up Timer delay will vary from chip-to-chip
and vary due to:
• V
variation
DD
• Temperature variation
• Process variation
See
DC
parameters
for
details
“Electrical Specifications”).
12.3.5
BROWN-OUT DETECT (BOD)
The BODEN0 and BODEN1 bits in the Configuration
Word register select one of four BOD modes. Two
modes have been added to allow software or hardware
control of the BOD enable. When BODEN<1:0> = 01,
the SBODEN bit (PCON<4>) enables/disables the
BOD allowing it to be controlled in software. By select-
ing BODEN<1:0>, the BOD is automatically disabled in
Sleep to conserve power and enabled on wake-up. In
this mode, the SBODEN bit is disabled. See
Register 12-1 for the configuration word definition.
FIGURE 12-3:
BROWN-OUT SITUATIONS
V
DD
Internal
Reset
V
DD
Internal
Reset
V
DD
Internal
Reset
Note 1: 64 ms delay only if PWRTE bit is programmed to ‘0’.
DS41202C-page 96
If V
falls below V
DD
(T
) (see Section 15.0 “Electrical Specifica-
BOD
tions”), the Brown-out situation will reset the device.
This will occur regardless of V
not insured to occur if V
than parameter (T
On any Reset (Power-on, Brown-out Detect, Watchdog
timer, etc.), the chip will remain in Reset until V
above V
(see Figure 12-3). The Power-up Timer
BOD
will now be invoked, if enabled and will keep the chip in
Reset an additional 64 ms.
Note:
The Power-up Timer is enabled by the
PWRTE bit in the Configuration Word
register.
If V
drops below V
DD
running, the chip will go back into a Brown-out Detect
and the Power-up Timer will be re-initialized. Once V
rises above V
BOD
(Section 15.0
64 ms Reset.
12.3.6
BOD CALIBRATION
The PIC16F684 stores the BOD calibration values in
fuses located in the Calibration Word register (2008h).
The Calibration Word register is not erased when using
the specified bulk erase sequence in the “PIC12F6XX/
16F6XX
Memory
(DS41204) and thus, does not require reprogramming.
Note:
Address 2008h is beyond the user program
memory space. It belongs to the special
configuration
3FFFh), which can be accessed only during
programming. See “PIC12F6XX/16F6XX
Memory
(DS41204) for more information.
(1)
64 ms
< 64 ms
(1)
64 ms
(1)
64 ms
Preliminary
for greater than parameter
BOD
slew rate. A Reset is
DD
falls below V
for less
DD
BOD
).
BOD
rises
DD
while the Power-up Timer is
BOD
DD
, the Power-up Timer will execute a
Programming
Specification”
memory
space
(2000h-
Programming
Specification”
V
BOD
V
BOD
V
BOD
 2004 Microchip Technology Inc.