PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 99/164

Download datasheet (3Mb)Embed
PrevNext
12.3.7
TIME-OUT SEQUENCE
On power-up, the time-out sequence is as follows: first,
PWRT time-out is invoked after POR has expired, then
OST is activated after the PWRT time-out has expired.
The total time-out will vary based on oscillator configu-
ration and PWRTE bit status. For example, in EC mode
with PWRTE bit erased (PWRT disabled), there will be
no time-out at all. Figure 12-4, Figure 12-5 and
Figure 12-6 depict time-out sequences. The device can
execute code from the INTOSC while OST is active by
enabling Two-Speed Start-up or Fail-Safe Monitor (see
Section 3.6.2 “Two-Speed Start-up Sequence” and
Section 3.7 “Fail-Safe Clock Monitor”).
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then,
bringing MCLR high will begin execution immediately
(see Figure 12-5). This is useful for testing purposes or
to synchronize more than one PIC16F684 device
operating in parallel.
Table 12-5 shows the Reset conditions for some
special registers, while Table 12-4 shows the Reset
conditions for all the registers.
TABLE 12-1:
TIME-OUT IN VARIOUS SITUATIONS
Oscillator Configuration
PWRTE = 0
XT, HS, LP
T
+ 1024 •
PWRT
T
OSC
RC, EC, INTOSC
T
PWRT
TABLE 12-2:
STATUS/PCON BITS AND THEIR SIGNIFICANCE
POR
BOD
TO
PD
0
u
1
1
1
0
1
1
u
u
0
u
u
u
0
0
u
u
u
u
u
u
1
0
Legend: u = unchanged, x = unknown
TABLE 12-3:
SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT
Address
Name
Bit 7
Bit 6
03h
STATUS
IRP
RP1
8Eh
PCON
ULPWUE SBODEN
Legend:
u = unchanged, x = unknown, — = unimplemented bit, reads as ‘0’, q = value depends on condition. Shaded cells are
not used by BOD.
Note 1:
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
 2004 Microchip Technology Inc.
12.3.8
POWER CONTROL (PCON)
REGISTER
The Power Control register PCON (address 8Eh) has
two status bits to indicate what type of Reset that last
occurred.
Bit 0 is BOD (Brown-out). BOD is unknown on Power-
on Reset. It must then be set by the user and checked
on subsequent Resets to see if BOD = 0, indicating that
a Brown-out has occurred. The BOD Status bit is a
“don’t care” and is not necessarily predictable if the
brown-out circuit is disabled (BODEN<1:0> = 00 in the
Configuration Word register).
Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on
Reset and unaffected otherwise. The user must write a
‘1’ to this bit following a Power-on Reset. On a
subsequent Reset, if POR is ‘0’, it will indicate that a
Power-on Reset has occurred (i.e., V
gone too low).
For more information, see Section 4.2.3 “Ultra Low-
Power Wake-up” and Section 12.3.5 “Brown-Out
Detect (BOD)”.
Power-up
Brown-out Detect
PWRTE = 1
PWRTE = 0
1024 • T
T
+ 1024 •
OSC
PWRT
T
OSC
T
PWRT
Condition
Power-on Reset
Brown-out Detect
WDT Reset
WDT Wake-up
MCLR Reset during normal operation
MCLR Reset during Sleep
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
RPO
TO
PD
Z
DC
POR
Preliminary
PIC16F684
may have
DD
Wake-up from
Sleep
PWRTE = 1
1024 • T
1024 • T
OSC
OSC
Value on
Value on
Bit 0
all other
POR, BOD
(1)
Resets
C
0001 1xxx
000q quuu
BOD
--01 --qq
--0u --uu
DS41202C-page 97