MM74HC123AMTC Fairchild Semiconductor, MM74HC123AMTC Datasheet

MM74HC123AMTC
Manufacturer Part Number	MM74HC123AMTC
Description	IC MULTIVIBRATOR DUAL 16-TSSOP
Manufacturer	Fairchild Semiconductor
Series	74HC
MM74HC123AMTC datasheets	1. MM74HC123AMTC.pdf (10 pages)

Request lead time and price

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Specifications of MM74HC123AMTC
Logic Type	Monostable	Independent Circuits	2
Schmitt Trigger Input	Yes	Propagation Delay	22ns
Current - Output High, Low	5.2mA, 5.2mA	Voltage - Supply	2 V ~ 6 V
Operating Temperature	-40°C ~ 85°C	Mounting Type	Surface Mount
Package / Case	16-TSSOP	Logic Family	HC
High Level Output Current	-5.2mA	Low Level Output Current	5.2mA
Quiescent Current	8nA	Number Of Elements	2
Operating Temperature Classification	Industrial	Operating Supply Voltage (max)	6V
Operating Supply Voltage (typ)	2.5/3.3/5V	Operating Temperature (min)	-40C
Operating Temperature (max)	85C	Technology	CMOS
Abs. Propagation Delay Time	250ns	Operating Supply Voltage (min)	2V
Lead Free Status / RoHS Status	Lead free / RoHS Compliant

Page 1/10

Download datasheet (132Kb)Embed

Prev Next

MM74HC123A

Dual Retriggerable Monostable Multivibrator

General Description

The MM74HC123A high speed monostable multivibrators

(one shots) utilize advanced silicon-gate CMOS technol-

ogy. They feature speeds comparable to low power Schot-

tky TTL circuitry while retaining the low power and high

noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a posi-

tive, B, transition triggered input, either of which can be

used as an inhibit input. Also included is a clear input that

when taken low resets the one shot. The MM74HC123A

can be triggered on the positive transition of the clear while

A is held LOW and B is held HIGH.

The MM74HC123A is retriggerable. That is it may be trig-

gered repeatedly while their outputs are generating a pulse

and the pulse will be extended.

Pulse width stability over a wide range of temperature and

supply is achieved using linear CMOS techniques. The out-

put pulse equation is simply: PW

EXT

PW is in seconds, R is in ohms, and C is in farads. All

inputs are protected from damage due to static discharge

by diodes to V

and ground.

Ordering Code:

Order Number

Package Number

MM74HC123AM

M16A

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

MM74HC123ASJ

M16D

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

MM74HC123AMTC

MTC16

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

MM74HC123AN

N16E

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Top View

Features

Typical propagation delay: 25 ns

Wide power supply range: 2V–6V

Low quiescent current: 80 A maximum (74HC Series)

Low input current: 1 A maximum

Fanout of 10 LS-TTL loads

Simple pulse width formula T

Wide pulse range: 400 ns to

Part to part variation: 5% (typ)

Schmitt Trigger A & B inputs allow rise and fall times to

be as slow as one second

) (C

); where

EXT

Package Description

Timing Component

Note: Pin 6 and Pin 14 must be hard-wired to GND.

DS005206

September 1983

Revised May 2001

(typ)

www.fairchildsemi.com

Download datasheet (132Kb)

Related parts for MM74HC123AMTC
Part Number	Description	Manufacturer	Datasheet
MM74HC125M	IC BUFF TRI-ST QD N-INV 14SOIC	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC125N	IC BUFF TRI-ST QD N-INV 14DIP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC125MX	IC BUFF TRI-ST QD N-INV 14SOIC	Fairchild Semiconductor	MM74HC125MX.pdf (10 pages)
MM74HC125MTCX	IC BUFF TRI-ST QD N-INV 14TSSOP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC125MTC	IC BUFF TRI-ST QD N-INV 14TSSOP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC126MX	IC BUFF TRI-ST QD N-INV 14SOIC	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC126SJX	IC BUFF TRI-ST QD N-INV 14SOP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC125SJ	IC BUFF TRI-ST QD N-INV 14SOP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC125SJX	IC BUFF TRI-ST QD N-INV 14SOP	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)
MM74HC123AM	IC MULTIVIBRATOR MONO DL 16-SOIC	Fairchild Semiconductor	MM74HC123AN.pdf (9 pages)
MM74HC123AN	IC MULTIVIBRATOR MONO DL 16-DIP	Fairchild Semiconductor	MM74HC123AN.pdf (9 pages)
MM74HC123AMX	IC MULTIVIBRATOR DUAL 16-SOIC	Fairchild Semiconductor	MM74HC123AN.pdf (9 pages)
MM74HC123AMTCX	IC MULTIVIBRATOR DUAL 16-TSSOP	Fairchild Semiconductor
MM74HC123ASJX	IC MULTIVIBRATOR DUAL 16-SOP	Fairchild Semiconductor
MM74HC126M	IC BUFF TRI-ST QD N-INV 14SOIC	Fairchild Semiconductor	MM74HC125M.pdf (10 pages)

MM74HC123AMTC Summary of contents
Page 1 ... M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74HC123ASJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC123AMTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC123AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “ ... Page 2 Truth Table Inputs Clear HIGH Level L LOW Level Transition from LOW-to-HIGH Transition from HIGH-to-LOW One HIGH Level Pulse One LOW Level Pulse X Irrelevant Logic Diagram www.fairchildsemi.com Outputs ... Page 3 Absolute Maximum Ratings (Note 2) Supply Voltage ( Input Voltage ( Output Voltage ( OUT Clamp Diode Current ( Output Current, ... Page 4 AC Electrical Characteristics 5V pF Symbol Parameter t Maximum Trigger Propagation Delay PLH Clear Maximum Trigger Propagation Delay PHL ... Page 5 Theory of Operation Trigger Operation As shown in Figure 1 and the logic diagram, before an input trigger occurs, the one shot is in the quiescent state with the Q output LOW, and the timing capacitor C pletely charged to ... Page 6 Theory of Operation (Continued) Reset Operation These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be ... Page 7 Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 7 www.fairchildsemi.com ... Page 8 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number M16D 8 ... Page 9 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 9 www.fairchildsemi.com ... Page 10 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

MM74HC123AMTC Summary of contents

Page 1
... M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74HC123ASJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC123AMTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC123AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “ ...
Page 2
Truth Table Inputs Clear HIGH Level L LOW Level Transition from LOW-to-HIGH Transition from HIGH-to-LOW One HIGH Level Pulse One LOW Level Pulse X Irrelevant Logic Diagram www.fairchildsemi.com Outputs ...
Page 3
Absolute Maximum Ratings (Note 2) Supply Voltage ( Input Voltage ( Output Voltage ( OUT Clamp Diode Current ( Output Current, ...
Page 4
AC Electrical Characteristics 5V pF Symbol Parameter t Maximum Trigger Propagation Delay PLH Clear Maximum Trigger Propagation Delay PHL ...
Page 5
Theory of Operation Trigger Operation As shown in Figure 1 and the logic diagram, before an input trigger occurs, the one shot is in the quiescent state with the Q output LOW, and the timing capacitor C pletely charged to ...
Page 6
Theory of Operation (Continued) Reset Operation These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 7 www.fairchildsemi.com ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number M16D 8 ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 9 www.fairchildsemi.com ...
Page 10
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

MM74HC123AMTC

MM74HC123AMTC

Shipping terms

Payment terms

Specifications of MM74HC123AMTC

Related parts for MM74HC123AMTC

MM74HC123AMTC Summary of contents

Related keywords: