CS4331-BS

Manufacturer Part NumberCS4331-BS
DescriptionSOIC 8 (SE)/NOT RECOMMENDED FOR NEW DESIGNS - USE CS4334-DSZ
ManufacturerCirrus Logic, Inc.
CS4331-BS datasheets
 

Specifications of CS4331-BS

Pack_quantity100Comm_code85423990
Lead_time940  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Page 9/38

Download datasheet (2Mb)Embed
PrevNext
Gain
dB
m
T1=50
s
0dB
-10dB
F1
3.183 kHz
Figure 3. De-Emphasis Curve (Fs = 44.1kHz)
Initialization and Power-Down
The Initialization and Power-Down sequence
flow chart is shown in Figure 8. The CS4330/31/33
enter the Power-Down mode upon initial power-
up. The interpolation filters and delta-sigma
modulators are reset, and the internal voltage ref-
erence, one-bit digital-to-analog converters and
switched-capacitor low-pass filters are powered
down. The device will remain in the Power-
Down mode until MCLK and LRCK are
presented. Once MCLK and LRCK are detected,
MCLK occurrences are counted over one LRCK
period to determine the MCLK/LRCK frequency
ratio. Power is then applied to the internal volt-
age reference and the +5 or +3 Volt power
supply mode is determined. Finally, power is
applied to the D/A converters and switched-ca-
pacitor filters, and the analog outputs will move
to approximately 2.3V (1.3V in 3V mode). This
process requires approximately 1ms plus 1024
cycles of LRCK.
The CS4330/31/33 enter the Power-Down mode
within 1 period of LRCK if either MCLK or
LRCK is removed. The initialization sequence
begins when MCLK and LRCK are restored. If
the MCLK/LRCK frequency ratio or the VA+
voltage changes during Power-Down, the
DS136F1
CS4330/31/33 adapt to these new operating con-
ditions. It is recomended that the CS4330/31/33
not be powered up with the clocks (MCLK,
LRCK, SCLK) going.
Power Supply Determination
The nominal power supply voltage for the
m
T2 = 15
s
CS4330/31/33 may be either +5 or +3 Volts.
"SMART Analog" circuitry senses the power
supply voltage during the initialization sequence
or when exiting the Power-Down mode. +5V op-
F2
Frequency
eration will be set with a 3.7 Vpp full scale
10.61 kHz
output if VA+ is between 4.75 and 5.5 Volts. The
CS4330/31/33 will be set for +3V operation with
a 1.85 Vpp full scale output if VA+ is between
2.7 and 4.0 Volts. Supply voltages between 4.0
and 4.75 Volts should be avoided to prevent op-
eration in the 5V mode. In this condition there is
insufficient headroom to produce a 3.7 Vpp out-
put.
Grounding and Power Supply Decoupling
As with any high resolution converter, the
CS4330/31/33 require careful attention to power
supply and grounding arrangements to optimize
performance. Figure 1 shows the recommended
power arrangements with VA+ connected to a
clean +3/+5V supply. Decoupling capacitors
should be located as near to the CS4330/31/33
as possible.
Analog Output and Filtering
The CS4330/31/33 analog filter is a switched-ca-
pacitor filter. The switched-capacitor filter
frequency response is clock dependent and will
scale with sample rate.
The digital filter of the CS4330/31/33 is de-
signed to compensate for the magnitude and
phase response of a single-pole low-pass filter at
twice the sample rate. Output filters consisting of
a 2.4 kohm resistor and capacitor are recom-
CS4330, CS4331, CS4333
9