Data sheet acquired from Harris Semiconductor
SCHS191C
January 1998 - Revised October 2003
Features
• Buffered Inputs
• Asynchronous Parallel Load
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
= 30%, N
IL
at V
= 5V
CC
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
= 0.8V (Max), V
= 2V (Min)
IL
IH
- CMOS Input Compatibility, I
l
Pinout
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
©
Copyright
2003, Texas Instruments Incorporated
CD54HC597, CD74HC597,
8-Bit Shift Register with Input Storage
Description
The ’HC597 and CD74HCT597 are high-speed silicon gate
CMOS devices that are pin-compatible with the LSTTL 597
devices. Each device consists of an 8-flip-flop input register
and an 8-bit parallel-in/serial-in, serial-out shift register. Each
register is controlled by its own clock. A “low” on the parallel
load input (PL) shifts parallel stored data asynchronously into
the shift register. A “low” master input (MR) clears the shift
o
o
C to 125
C
register. Serial input data can also be synchronously shifted
through the shift register when PL is high.
Ordering Information
PART NUMBER
CD54HC597F3A
CD74HC597E
= 30% of V
IH
CC
CD74HC597M
CD74HC597MT
CD74HC597M96
CD74HC597NSR
1 A at V
, V
OL
OH
CD74HCT597E
CD74HCT597M
CD74HCT597MT
CD74HCT597M96
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
CD54HC597
(CERDIP)
CD74HC597
(PDIP, SOIC, SOP)
CD74HCT597
(PDIP, SOIC)
TOP VIEW
D1
1
16
V
CC
D2
2
15
D0
D3
3
14
D
S
D4
4
13
PL
D5
5
12
ST
CP
11
SH
D6
6
CP
D7
7
10
MR
GND
8
9
Q7
1
CD74HCT597
High-Speed CMOS Logic
o
TEMP. RANGE (
C)
PACKAGE
-55 to 125
16 Ld CERDIP
-55 to 125
16 Ld PDIP
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOP
-55 to 125
16 Ld PDIP
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC