MT48LC4M32B2B5-7IT:G

Manufacturer Part NumberMT48LC4M32B2B5-7IT:G
Description
ManufacturerMicron Semiconductor Products
MT48LC4M32B2B5-7IT:G datasheet
 

Specifications of MT48LC4M32B2B5-7IT:G

Pack_quantity240Comm_code85423231
Lead_time56AnalogMICMT48LC4M32B2F!A
EccnEAR99  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Page 1/66

Download datasheet (2Mb)Embed
Next
Synchronous DRAM
MT48LC4M32B2 – 1 Meg x 32 x 4 banks
For the latest data sheet, please refer to the Micron Web site:
Features
• PC100 functionality
• Fully synchronous; all signals registered on positive
edge of system clock
• Internal pipelined operation; column address can be
changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths: 1, 2, 4, 8, or full page
• Auto precharge, includes concurrent auto precharge,
and auto refresh modes
• Self refresh mode
• 64ms, 4,096-cycle refresh (15.6µs/row)
• LVTTL-compatible inputs and outputs
• Single +3.3V ±0.3V power supply
• Supports CAS latency (CL) of 1, 2, and 3
Options
• Configuration
– 4 Meg x 32 (1 Meg x 32 x 4 banks)
1
• Package – OCPL
– 86-pin TSOP II (400 mil)
– 86-pin TSOP II (400 mil) lead-free
– 90-ball VFBGA (8mm x 13mm)
– 90-ball VFBGA (8mm x 13mm) lead-free
• Timing (cycle time)
– 6ns (166 MHz)
– 7ns (143 MHz)
• Die revision
• Operating temperature range
– Commercial (0° to +70°C)
– Extended (–40°C to +85°C)
Notes: 1. Off-center parting line
Table 1:
Key Timing Parameters
CL = CAS (READ) latency
Access Time
Speed
Clock
Grade
Frequency
Cl = 3
-6
166 MHz
5.5ns
-7
143 MHz
5.5ns
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_1.fm - Rev. K 9/07 EN
Products and specifications discussed herein are subject to change by Micron without notice.
www.micron.com/sdram
Figure 1:
Marking
4M32B2
TG
P
F5
B5
-6
-7
:G
None
Table 2:
IT
Configuration
Refresh count
Row addressing
Bank addressing
Setup
Hold
Column addressing
Time
Time
1.5ns
1ns
2ns
1ns
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1
128Mb: x32 SDRAM
Pin Assignment (Top View) 86-Pin
TSOP
V
1
86
V
DD
SS
DQ0
2
85
DQ15
V
Q
3
84
V
Q
DD
SS
DQ1
4
83
DQ14
DQ2
5
82
DQ13
V
Q
6
81
V
SS
DD
DQ3
7
80
DQ12
DQ4
8
79
DQ11
V
Q
9
78
V
Q
DD
SS
DQ5
10
77
DQ10
DQ6
11
76
DQ9
V
Q
12
75
V
SS
DD
DQ7
13
74
DQ8
NC
14
73
NC
V
15
72
V
DD
SS
DQM0
16
71
DQM1
WE#
17
70
NC
CAS#
18
69
NC
RAS#
19
68
CLK
CS#
20
67
CKE
A11
21
66
A9
BA0
22
65
A8
BA1
23
64
A7
A10
24
63
A6
A0
25
62
A5
A1
26
61
A4
A2
27
60
A3
DQM2
28
59
DQM3
V
29
58
V
DD
SS
NC
30
57
NC
DQ16
31
56
DQ31
V
Q
32
55
V
SS
DD
DQ17
33
54
DQ30
DQ18
34
53
DQ29
V
Q
35
52
V
Q
DD
SS
DQ19
36
51
DQ28
DQ20
37
50
DQ27
V
Q
38
49
V
SS
DD
DQ21
39
48
DQ26
DQ22
40
47
DQ25
V
Q
41
46
V
Q
DD
SS
DQ23
42
45
DQ24
V
43
44
V
DD
SS
Configurations
4 Meg x 32
1 Meg x 32 x 4 banks
4K
4K (A0–A11)
4 (BA0, BA1)
256 (A0–A7)
Part Number Example:
MT48LC4M32B2TG-7:G
©2001 Micron Technology, Inc. All rights reserved.
Features
Q
Q
Q
Q