SN74LVC1G10DSFR

Manufacturer Part NumberSN74LVC1G10DSFR
Description
ManufacturerTexas Instruments, Inc.
SN74LVC1G10DSFR datasheet
 


Specifications of SN74LVC1G10DSFR

Pack_quantity5000Comm_code85423990
Lead_time42EccnEAR99
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
Page 1/19

Download datasheet (891Kb)Embed
Next
www.ti.com
FEATURES
Available in the Texas Instruments
NanoFree™ Package
Supports 5-V V
Operation
CC
Inputs Accept Voltages to 5.5 V
Max t
of 3.8 ns at 3.3 V
pd
Low Power Consumption, 10- A Max I
24-mA Output Drive at 3.3 V
I
Supports Partial-Power-Down Mode
off
DESCRIPTION/ORDERING INFORMATION
The SN74LVC1G10 performs the Boolean function Y = A
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using I
preventing damaging current backflow through the device when it is powered down.
T
PACKAGE
A
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP (Pb-free)
–40°C to 85°C
SOT (SOT-23) – DBV
SOT (SC-70) – DCK
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
SINGLE 3-INPUT POSITIVE-NAND GATE
SCES486D – SEPTEMBER 2003 – REVISED JANUARY 2007
Operation
Latch-Up Performance Exceeds 100 mA per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
CC
– 1000-V Charged Device Model (C101)
B
C or Y = A + B + C in positive logic.
. The I
off
ORDERING INFORMATION
(1)
ORDERABLE PART NUMBER
Reel of 3000
SN74LVC1G10YZPR
Reel of 3000
SN74LVC1G10DBVR
Reel of 3000
SN74LVC1G10DCKR
Copyright © 2003–2007, Texas Instruments Incorporated
SN74LVC1G10
circuitry disables the outputs,
off
(2)
TOP-SIDE MARKING
_ _ _C2_
C10_
C2_