CY37128P84125JXI

Manufacturer Part NumberCY37128P84125JXI
DescriptionPLCC
ManufacturerCypress Semiconductor Corporation.
CY37128P84125JXI datasheet
 


Specifications of CY37128P84125JXI

Date_code06+  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Page 6/64

Download datasheet (3Mb)Embed
PrevNext
0
FROM CLOCK
1
POLARITY MUXES
2
3
C10
INPUT/CLOCK PIN
D
0
FROM CLOCK
1
O
POLARITY INPUT
2
CLOCK PINS
3
C8 C9
D
LE
Clocking
Each I/O and buried macrocell has access to four synchronous
clocks (CLK0, CLK1, CLK2 and CLK3) as well as an
asynchronous product term clock PTCLK. Each input
macrocell has access to all four synchronous clocks.
Dedicated Inputs/Clocks
Five pins on each member of the Ultra37000 family are desig-
nated as input-only. There are two types of dedicated inputs
on Ultra37000 devices: input pins and input/clock pins.
Figure 3 illustrates the architecture for input pins. Four input
options are available for the user: combinatorial, registered,
double-registered, or latched. If a registered or latched option
is selected, any one of the input clocks can be selected for
control.
Figure 4 illustrates the architecture for the input/clock pins.
Like the input pins, input/clock pins can be combinatorial,
registered, double-registered, or latched. In addition, these
pins feed the clocking structures throughout the device. The
clock path at the input has user-configurable polarity.
Product Term Clocking
In addition to the four synchronous clocks, the Ultra37000
family also has a product term clock for asynchronous
clocking. Each logic block has an independent product term
clock which is available to all 16 macrocells. Each product term
clock also supports user configurable polarity selection.
Document #: 38-03007 Rev. *E
INPUT PIN
D
D
Q
O
C11
D
Q
LE
Figure 3. Input Macrocell
0
O
1
C12
0
1
O
TO PIM
2
D
3
Q
Q
C10C11
Q
Figure 4. Input/Clock Macrocell
Timing Model
One of the most important features of the Ultra37000 family is
the simplicity of its timing. All delays are worst case and
system performance is unaffected by the features used.
Figure 5 illustrates the true timing model for the 167-MHz
devices in high speed mode. For combinatorial paths, any
input to any output incurs a 6.5-ns worst-case delay regardless
of the amount of logic used. For synchronous systems, the
input set-up time to the output macrocells for any input is 3.5
ns and the clock to output time is also 4.0 ns. These measure-
ments are for any output and synchronous clock, regardless
of the logic used.
The Ultra37000 features:
• No fanout delays
• No expander delays
• No dedicated vs. I/O pin delays
• No additional delay through PIM
• No penalty for using 0–16 product terms
• No added delay for steering product terms
• No added delay for sharing product terms
• No routing delays
• No output bypass delays
The simple timing model of the Ultra37000 family eliminates
unexpected performance penalties.
Ultra37000 CPLD Family
0
1
O
TO PIM
2
3
Q
C12 C13
TO CLOCK MUX ON
ALL INPUT MACROCELLS
0
O
1
TO CLOCK MUX
IN EACH
LOGIC BLOCK
C13, C14, C15
OR C16
CLOCK POLARITY MUX
ONE PER LOGIC BLOCK
FOR EACH CLOCK INPUT
Page 6 of 64