M368L3223ETM-CC5 SAMSUNG [Samsung semiconductor], M368L3223ETM-CC5 Datasheet
M368L3223ETM-CC5
Related parts for M368L3223ETM-CC5
M368L3223ETM-CC5 Summary of contents
Page 1
... DDR466 Unbuffered DIMM DDR SDRAM Unbuffered Module (DDR466 Module) 184pin Unbuffered Module based on 256Mb E-die 64/72-bit ECC/Non ECC Revision 1.0 December, 2003 DDR SDRAM Revision 1.0 December, 2003 ...
Page 2
DDR466 Unbuffered DIMM Revision History Revision 0.0 (October, 2003) - First release Revision 1.0 (December, 2003) - Finalized DDR SDRAM Revision 1.0 December, 2003 ...
Page 3
... DDR466 Unbuffered DIMM 184Pin Unbuffered DIMM based on 256Mb E-die (x8) Ordering Information Part Number M368L3223ETM-C(L)C5 M368L6423ETM-C(L)C5 M381L3223ETM-C(L)C5 M381L6423ETM-C(L)C5 Operating Frequencies Speed @CL3 CL-tRCD-tRP Feature • Power supply : Vdd: 2.6V ± 0.1V, Vddq: 2.6V ± 0.1V • Double-data-rate architecture; two data transfers per clock cycle • ...
Page 4
... Note : These pins are not used in this module. 2. Pins 44, 45, 47, 49, 51, 134, 135, 140, 142, 144 are used on x72 module, and are not used on x64 module. 3. Pins 111, 158 are NC for 1 Row Module[M368(81)L3223ETM] & used for 2 Row Moduel[M368(81)L6423ETM] Pin Description ...
Page 5
... DDR466 Unbuffered DIMM 256MB, 32M x 64 Non ECC Module (M368L3223ETM) Functional Block Diagram CS0 DQS0 DM0 DQS DM CS DQ0 I/O 7 DQ1 I DQ2 I/O 1 DQ3 I/O 0 DQ4 I/O 5 DQ5 I/O 4 I/O 3 DQ6 I/O 2 DQ7 DQS1 DM1 DQS CS DM DQ8 I/O 7 DQ9 I DQ10 I/O 1 DQ11 I/O 0 I/O 5 DQ12 ...
Page 6
... BA0-BA1 : DDR SDRAMs A12 A0-A12 : DDR SDRAMs RAS RAS : DDR SDRAMs CAS CAS : DDR SDRAMs CKE0 CKE : DDR SDRAMs DDR SDRAMs (Populated as 1 bank of x8 DDR SDRAM Module) DQS4 DM4 DM DQS DQ32 I/O 7 DQ33 I/O 6 DQ34 I/O 1 ...
Page 7
... I/O 4 I/O 5 Serial PD SCL SA0 SA1 *Clock Net Wiring Ω R=120 CK0/1/2 Card Edge *If four DRAMs are loaded, Cap will replace DRAM DDR SDRAM (Populated as 2 bank of x8 DDR SDRAM Module DQS DM I/O 0 DQ32 I/O 7 I/O 1 DQ33 I I/O 6 DQ34 I/O 1 I/O 7 DQ35 I/O 0 ...
Page 8
... CAS CAS : DDR SDRAMs D0 - D17 CKE1 CKE : DDR SDRAMs D9 - D17 CKE0 CKE : DDR SDRAMs DDR SDRAMs D0 - D17 V DDSPD DDQ VREF V SS (Populated as 2 bank of x8 DDR SDRAM Module) CS1 DQS4 DM4 DQS DQS I I/O 6 I/O 7 I/O 2 I/O 3 I/O 4 ...
Page 9
DDR466 Unbuffered DIMM Absolute Maximum Ratings Parameter Voltage on any pin relative to V Voltage on V & V supply relative DDQ Storage temperature Power dissipation Short circuit current Note : Permanent device damage may ...
Page 10
... DDR466 Unbuffered DIMM DDR SDRAM IDD spec table M368L3223ETM Symbol C5(DDR400@CL=3) IDD0 IDD1 IDD2P IDD2F IDD2Q IDD3P IDD3N IDD4R IDD4W IDD5 IDD6 Normal Low power IDD7A * Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. ...
Page 11
... CIN1 CIN2 CIN3 CIN4 CIN5 Cout1 Cout2 DDR SDRAM Max Min VREF + 0.31 VREF - 0.31 0.7 VDDQ+0.6 0.5*VDDQ-0.2 0.5*VDDQ+0.2 DDQ R =50Ω REF =0.5*V DDQ (VDD=2.6V, VDDQ=2.6V, TA= 25°C, f=1MHz) M368L3223ETM M381L3223ETM Min Max Min ...
Page 12
DDR466 Unbuffered DIMM AC Timing Parameters and Specifications Parameter Row cycle time Refresh row cycle time Row active time RAS to CAS delay Row precharge time Row active to Row active delay Write recovery time Internal write to ...
Page 13
DDR466 Unbuffered DIMM Parameter Data hold skew factor Auto Precharge write recovery + precharge time Exit self refresh to non-READ command Exit self refresh to READ command Component Notes 1.V is the magnitude of the difference between the ...
Page 14
DDR466 Unbuffered DIMM System Characteristics for DDR SDRAM The following specification parameters are required in systems using DDR466 devices to ensure proper system perfor- mance. these characteristics are for system simulation purposes and are guaranteed by design. Table ...
Page 15
DDR466 Unbuffered DIMM System Notes : a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1. Output Figure 1 : Pullup slew rate test load b. Pulldown slew rate is measured under the ...
Page 16
DDR466 Unbuffered DIMM j. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser on the lesser of ...
Page 17
DDR466 Unbuffered DIMM Command Truth Table COMMAND Register Extended MRS Register Mode Register Set Auto Refresh Refresh Self Refresh Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge ...
Page 18
... DDR466 Unbuffered DIMM Physical Dimensions : 32M x 64 (M368L3223ETM), 32M x 72 (M381L3223ETM) PACKAGE DIMENSIONS 1.25 ± 0.006 (31.75 ±0.15) 0.250 (6.350) 0.26 (6.62) 2.175 Detail A Tolerances : ± 0.005(.13) unless otherwise specified. The used device is 32Mx8 DDR SDRAM, TSOPII. DDR SDRAM Part NO : K4H560838E. 5.25 ± 0.006 (133.350 ± ...
Page 19
DDR466 Unbuffered DIMM Physical Dimensions : 64M x 64 (M368L6423ETM), 64M x 72 (M381L6423ETM) PACKAGE DIMENSIONS 1.25 ± 0.006 (31.75 ±0.15) 0.250 (6.350) 0.26 (6.62) 2.175 Detail A Tolerances : ± 0.005(.13) unless otherwise specified. The used device ...