MC54-74HC390 ONSEMI [ON Semiconductor], MC54-74HC390 Datasheet

no-image

MC54-74HC390

Manufacturer Part Number
MC54-74HC390
Description
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dual 4-Stage Binary
Ripple Counter with
High–Performance Silicon–Gate CMOS
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
of a divide–by–two and a divide–by–five section. The divide–by–two and
divide–by–five counters have separate clock inputs, and can be cascaded to
implement various combinations of
of the clock input. A separate, asynchronous reset is provided for each 4–bit
counter. State changes of the Q outputs do not occur simultaneously
because of internal ripple delays. Therefore, decoded output signals are
subject to decoding spikes and should not be used as clocks or strobes
except when gated with the Clock of the HC390.
10/95
Motorola, Inc. 1995
The MC54/74HC390 is identical in pinout to the LS390. The device inputs
This device consists of two independent 4–bit counters, each composed
Flip–flops internal to the counters are triggered by high–to–low transitions
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1 A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No 7A
Chip Complexity: 244 FETs or 61 Equivalent Gates
2 and
CLOCK A
CLOCK B
RESET
1, 15
4, 12
2, 14
LOGIC DIAGRAM
5 Sections
PIN 16 = V CC
PIN 8 = GND
COUNTER
COUNTER
2 and/or
2
5
3, 13
5, 11
6, 10
7, 9
5 up to a
Q A
Q B
Q C
Q D
100 counter.
1
REV 6
16
16
MC54/74HC390
16
CLOCK A a
CLOCK B a
1
A
X
X
1
RESET a
Clock
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXD
1
GND
Q Ca
Q Da
Q Aa
Q Ba
PIN ASSIGNMENT
FUNCTION TABLE
B
X
X
1
2
3
4
5
6
7
8
Reset
H
L
L
CERAMIC PACKAGE
PLASTIC PACKAGE
SOIC PACKAGE
CASE 751B–05
CASE 620–10
CASE 648–08
16
15
14
13
12
10
11
9
N SUFFIX
D SUFFIX
Ceramic
Plastic
SOIC
J SUFFIX
Increment
Increment
2 and
Action
Reset
V CC
CLOCK A b
RESET b
Q Ab
CLOCK B b
Q Bb
Q Cb
Q Db
2
5
5

Related parts for MC54-74HC390

MC54-74HC390 Summary of contents

Page 1

... Ripple Counter with 2 and 5 Sections High–Performance Silicon–Gate CMOS The MC54/74HC390 is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two independent 4–bit counters, each composed of a divide– ...

Page 2

... MC54/74HC390 Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 3

... MC54/74HC390 Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 4

... MC54/74HC390 INPUTS Clock A (Pins 1, 15) and Clock B (Pins 4, 15) Clock A is the clock input to the 2 counter; Clock B is the clock input to the 5 counter. The internal flip–flops are toggled by high–to–low transitions of the clock input. CONTROL INPUTS Reset (Pins 2, 14) Asynchronous reset. A high at the Reset input prevents counting, resets the internal flip– ...

Page 5

... High–Speed CMOS Logic Data DL129 — Rev 6 EXPANDED LOGIC DIAGRAM TIMING DIAGRAM (Q A Connected to Clock MC54/74HC390 MOTOROLA ...

Page 6

... MC54/74HC390 Each half of the MC54/74HC390 has independent 5 sections (except for the Reset function). The counters can be connected to give BCD or bi–quinary (2–5) count sequences. If Output connected to the Clock B input (Figure 4), a decade divider with BCD output is obtained. The function table for the BCD count sequence is given in Table 1 ...

Page 7

... MC54/74HC390 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. INCHES MILLIMETERS DIM MIN ...

Page 8

... JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298 *MC54/74HC390/D* 8 MC54/74HC390/D High–Speed CMOS Logic Data DL129 — Rev 6 ...

Related keywords