AX88780_07 ASIX [ASIX Electronics Corporation], AX88780_07 Datasheet - Page 10

• Manufacturer Part Number: AX88780_07
• Description: High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
• Manufacturer: ASIX [ASIX Electronics Corporation]

HD19
HD20
HD21
HD22
HD23
HD24
HD25
HD26
HD27
HD28
HD29
HD30
HD31
HA1
HA2
HA3
HA4
HA5
HA6
HA7
HA8
HA9
HA10
HA11
HA12
HA13
HA14
HA15
WEN
CSN
OEN
*Note: The internal Pull-down of HD16 to HD31 will be disabled in 32-bit mode.
2.3 EEPROM Interface
Pin Name
EECLK
EECS
EEDI
EEDO
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
IO3, 8mA
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
Type
O3, 12mA
O3, 12mA
O3, 12mA
I3, PD
124
122
121
120
118
116
114
113
112
111
110
109
108
42
41
34
33
32
31
30
29
28
26
25
24
23
22
21
44
45
43
Pin NO
47
48
49
50
Table 2: EEPROM Interface signals group
Data bus bit19, internal pull down.
Data bus bit20, internal pull down.
Data bus bit21, internal pull down.
Data bus bit22, internal pull down.
Data bus bit23, internal pull down.
Data bus bit24, internal pull down.
Data bus bit25, internal pull down.
Data bus bit26, internal pull down.
Data bus bit27, internal pull down.
Data bus bit28, internal pull down.
Data bus bit29, internal pull down.
Data bus bit30, internal pull down.
Data bus bit31, internal pull down.
Address bus bit1.
Address bus bit2.
Address bus bit3.
Address bus bit4.
Address bus bit5.
Address bus bit6.
Address bus bit7.
Address bus bit8.
Address bus bit9.
Address bus bit10.
Address bus bit11.
Address bus bit12.
Address bus bit13.
Address bus bit14.
Address bus bit15.
Data Write Enable
Host drives WEN and it is active low.
Chip Select Enable
Host drives CSN and it is active low.
Data Output Enable
Host drives OEN and it is active low.
A low speed clock to EEPROM
Chip select to EEPROM device. This pin will be treated as full-duplex indicator
when bit10 of PHY_CTRL register is set to high. It is active high in full-duplex
mode, and low in half-duplex mode.
Data to EEPROM, valid in EECS is high and EECLK in rising edge.
This pin will be treated as collision indicator when bit10 of PHY_CTRL register is
set to high. It is active high in collision indicator.
Data from EEPROM
10
Pin Description
*
*
*
*
*
*
*
*
*
*
*
*
*
ASIX ELECTRONICS CORPORATION
AX88780