EM65568AF EMC [ELAN Microelectronics Corp], EM65568AF Datasheet
EM65568AF
Related parts for EM65568AF
EM65568AF Summary of contents
Page 1
Elan Microelectronics Crop. EM65568 130COM/ 128SEG 4096 Color STN LCD Driver October 12, 2004 Version 1.2 ...
Page 2
EM65568 Specification Revision History Version 0.1 Initial version 0.2 1. Add Pad configuration 2. Add the shape of alignment mark 0.3 1. Rectify 256 color mode Palette5 on Page 44 Initial value 10001 2. Modify DC characteristics current consumption IDD1 ...
Page 3
GENERAL DESCRIPTION ................................................................................................................................................... 4 2. FEATURE ................................................................................................................................................................................. 4 3. APPLICATIONS...................................................................................................................................................................... 4 4. PIN CONFIGURATIONS....................................................................................................................................................... 5 5. FUNCTIONAL BLOCK DIAGRAM ..................................................................................................................................15 6. PIN DESCRIPTION..............................................................................................................................................................17 7. FUNCTIONAL DESCRIPTION..........................................................................................................................................21 8. CONTROL REGISTER........................................................................................................................................................61 9. RELATIONSHIP BETWEEN SETTING AND COMMON/DISPLAY RAM ...............................................................92 10. ABSOLUTE ...
Page 4
... Write system cycle: 200 ns Package: Part Number Package EM65568AGH Gold bumped chip EM65568AF COF EM65568BF COF Note: The EM65568 series has the following sub-codes depending on their shapes. H: Bare chip (Aluminum pad without bumped); GH: Gold bumped chip; F: COF package; T: TAB (TCP) package Example EM65568AGH 3 ...
Page 5
Pin configurations 751 752 DDRAM 780 1 Note: With the Elan logo in the left corner (as shown figure) and DDRAM (black color) on the left side the pin the down left corner. Mark Coordinate (X,Y) ...
Page 6
PIN DIMENSIONS Item Chip size 1~26,283~308,338~751 Bump Size 309~337,752~780 Pad Pitch Die thickness (excluding bumps) Bump Height Minimum Bump Gap Coordinate Origin RECOMMENDED COG ITO TRACES RESISTOR Interface V0~V4 CAP1+, CAP1-, CAP2+, CAP2-,CAP3+,CAP3- CAP4+, CAP4-, CAP5+, CAP5-, Vout VDD, VEE ...
Page 7
PAD Coordinates Table Coordinate Pin NO Pad Name 1 NC1 -10434.6 ,-734.5 2 COM81 -10384.6 ,-734.5 3 COM83 -10334.6 ,-734.5 4 COM85 -10284.6 ,-734.5 5 COM87 -10234.6 ,-734.5 6 COM89 -10184.6 ,-734.5 7 COM91 -10134.6 ,-734.5 8 COM93 -10084.6 ,-734.5 ...
Page 8
Pin NO Pad Name 101 VSSL -3965.9 ,-734.5 102 WRB -3902.9 ,-734.5 103 WRB -3839.9 ,-734.5 104 WRB -3776.9 ,-734.5 105 RDB -3713.9 ,-734.5 106 RDB -3650.9 ,-734.5 107 RDB -3587.9 ,-734.5 108 VDD -3524.9 ,-734.5 109 VDD -3461.9 ,-734.5 ...
Page 9
Pin NO Pad Name 201 VEE 3524.9 ,-734.5 202 VEE 3587.9 ,-734.5 203 VEE 3650.9 ,-734.5 204 VREG 3713.9 ,-734.5 205 VREG 3776.9 ,-734.5 206 VREG 3839.9 ,-734.5 207 VREG 3902.9 ,-734.5 208 VREG 3965.9 ,-734.5 209 VREG 4028.9 ,-734.5 ...
Page 10
Pin NO Pad Name 301 COM90 10084.6 ,-734.5 302 COM88 10134.6 ,-734.5 303 COM86 10184.6 ,-734.5 304 COM84 10234.6 ,-734.5 305 COM82 10284.6 ,-734.5 306 COM80 10334.6 ,-734.5 307 COM78 10384.6 ,-734.5 308 NC5 10434.6 ,-734.5 309 NC6 10749.5 ,-700.0 ...
Page 11
Pin NO Pad Name 401 SEGA16 7284.6 ,734.5 402 SEGB16 7234.6 ,734.5 403 SEGC16 7184.6 ,734.5 404 SEGA17 7134.6 ,734.5 405 SEGB17 7084.6 ,734.5 406 SEGC17 7034.6 ,734.5 407 SEGA18 6984.6 ,734.5 408 SEGB18 6934.6 ,734.5 409 SEGC18 6884.6 ,734.5 ...
Page 12
Pin NO Pad Name 501 SEGB49 2284.6 ,734.5 502 SEGC49 2234.6 ,734.5 503 SEGA50 2184.6 ,734.5 504 SEGB50 2134.6 ,734.5 505 SEGC50 2084.6 ,734.5 506 SEGA51 2034.6 ,734.5 507 SEGB51 1984.6 ,734.5 508 SEGC51 1934.6 ,734.5 509 SEGA52 1884.6 ,734.5 ...
Page 13
Pin NO Pad Name 601 SEGC82 -2934.6 ,734.5 602 SEGA83 -2984.6 ,734.5 603 SEGB83 -3034.6 ,734.5 604 SEGC83 -3084.6 ,734.5 605 SEGA84 -3134.6 ,734.5 606 SEGB84 -3184.6 ,734.5 607 SEGC84 -3234.6 ,734.5 608 SEGA85 -3284.6 ,734.5 609 SEGB85 -3334.6 ,734.5 ...
Page 14
Pin NO Pad Name 701 SEGA116 -7934.6 ,734.5 702 SEGB116 -7984.6 ,734.5 703 SEGC116 -8034.6 ,734.5 704 SEGA117 -8084.6 ,734.5 705 SEGB117 -8134.6 ,734.5 706 SEGC117 -8184.6 ,734.5 707 SEGA118 -8234.6 ,734.5 708 SEGB118 -8284.6 ,734.5 709 SEGC118 -8334.6 ,734.5 ...
Page 15
Functional block diagram 5.1 System Block Diagram VDD VSS (VSSH,VSSL) CAP1- CAP1+ CAP2- CAP2+ CAP3- CAP3+ CAP4- CAP4+ CAP5- CAP5+ VOUT VEE VREF VBA D15 D14 D13 D12 D11 D10 ...
Page 16
Power Circuit Block Diagram Reference Voltage VREF Booster step set Register VEE Booster Circuit * This specification is subject to be changed without notice. 130 COM/ 128 SEG 4096 Color STN LCD Driver + VBA - VREG AMP + ...
Page 17
Pin Description 6.1 Power Supply Pins Symbol I/O Power VDD Power supply pin for logic circuit to +2.2 to 3.3V Supply Power VSSL Ground pin for logic circuit, connect to 0V Supply Power VSSH Ground pin for high voltage ...
Page 18
System Bus Pins Symbol I/O Reset input pin. RESB I When RESB is “L”, initialization is executed. Data bus / Signal interface related pins. When parallel interface is selected (P/S = “H”), The D7-D0 are 8-bits bi-directional data bus, ...
Page 19
LCD Drive Circuit Signals Symbol I/O The LP is latch clock I/O pin. At the rising edge, count the display line counter. At the falling edge output the LCD drive signal. This pin use in master/slave multi-chip system LP ...
Page 20
Oscillating Circuit Pin Symbol I/O Display timing clock source select input pin. CKS = “H”: Use external clock from CK pin. CKS I CKS = “L”: Use internal oscillated clock. In the slave mode, fix this pin at “L”. ...
Page 21
Functional Description 7.1 MPU Interface 7.1.1 Selection of Interface Type The EM65568 transfers data through 8-bit parallel I/O (D7-D0), 16-bit parallel I/O (D15-D0) or serial data input (SDA, SCL). The parallel interface or serial interface can select by state ...
Page 22
RS = “L”: display RAM data RS = “H”: control register data After completing 8-bit data transferring, or when making no access, be sure to set serial clock input (SCL) to “L”. Cares of SDA and SCL signals against external ...
Page 23
Data write to Display RAM and Control Register The data write to display RAM and Control Register use almost same procedure, only different setting of RS that select access object “L”: Display RAM data RS = “H”: ...
Page 24
Read display RAM operation W RB D0~D7 (D0~D15) Address set (AX,AY) Address = n RDB RS The EM65568 can be read the control registers, in case of control register read operation, data bus upper nibble (D7-D4) use for register address ...
Page 25
Display Start Address Register This register determines the Y-address of the display RAM corresponding to the display start line. The display RAM data that addressed Display Start Address register output to common driver start line. The actual common start ...
Page 26
HSW ----------------------------------------------------------------- BEH BFH 0H 8bit 8bit Y-address 81H 8bit 8bit C256 ----------------------------------------------------------------- 7EH 7FH 0H 8bit 8bit Y-address 81H 8bit 8bit 16-bits bus size access 0H --------------------------------------------------------------------- 7FH 0H 12bit Y-address 81H 12bit C256=1 0H ...
Page 27
LP fails. When FLM signals being output in one frame cycle are at “H”, the values in the display starting line register are preset in the line counter and the line counter ...
Page 28
Segment Display Output Order/Reverse Set up The order of display output, SEGA0, SEGB0, SEGC0 to SEGA127, SEGB127, and SEGC127 can be reversed. If REF control bit set to “1”, display by reversing access to display RAM from MPU by ...
Page 29
Monochrome mode, 8-bits Access mode HSW ABS REF SWAP X=00H X=FEH HSW ABS REF SWAP X=00H X=FEH HSW ABS REF SWAP 0 1 ...
Page 30
HSW ABS REF SWAP X=00H HSW ABS REF SWAP X=00H HSW ABS REF SWAP X=BEH X=BFH HSW ABS REF SWAP X=BEH X=BFH * This ...
Page 31
Monochrome mode, 16-bits Access mode, Display Start Address = “00H” HSW ABS REF SWAP * HSW ABS REF SWAP * HSW ABS REF SWAP * ...
Page 32
Gradation mode(4096 color), 8 bits access mode HSW ABS REF SWAP X=00H X=FEH HSW ABS REF SWAP X=00H X=FEH HSW ABS REF SWAP ...
Page 33
HSW ABS REF SWAP X=00H HSW ABS REF SWAP X=00H HSW ABS REF SWAP X=BEH X=BFH HSW ABS REF SWAP X=BEH X=BFH * This ...
Page 34
Gradation mode (4096 color), 16 bits access mode HSW ABS REF SWAP * HSW ABS REF SWAP * HSW ABS REF SWAP * 1 0 ...
Page 35
Color) ,(C256=1) 8-bit mode(WLS=0) HSW ABS REF SWAP * * HSW ABS REF SWAP * * This specification is subject to be changed without notice. ...
Page 36
HSW ABS REF SWAP * * HSW ABS REF SWAP * * This specification is subject to be changed without notice. 130 COM/ 128 SEG ...
Page 37
In 16-bit data bus mode ABS=0 C256=0 Write D15 D14 D13 D12 D11 D10 D9 Read D15 D14 D13 D12 ABS=1 C256=0 Write D15 D14 D13 D12 D11 D10 D9 Read 1 1 ABS=* ...
Page 38
Gradation mode (4096 color) 8-bit mode (REF, SWAP)=(0,0) or (1,1) SEGAi palette LSB ABS HSW (REF, SWAP)=(0,1) or (1,0) SEGAi palette Cj 1 ...
Page 39
In 16-bits access, the weighting for each data bit is dependent on the status of the SWAP bit and the REF bit that is selected when data is written to the display RAM the case with ...
Page 40
Gradation mode (256 color), C256=1 8-bit mode(WLS=0) (REF, SWAP)=(0,0) or (1,1) SEGAi palette Gradation M SB LSB circuit Note : Internal X address : nH (REF, SWAP)=(0,1) or (1,0) Gradation palette ...
Page 41
SWAP)=(0,0) or (1,1) SEGAi SEGBi palette Aj palette Gradation M SB LSB M SB LSB circuit Note : Internal X address : nH ...
Page 42
In the monochrome mode, only three MSB in each display data are valid, the RAM mapping is the same gradation display mode. 8-bit mode SEGAi LSB ABS ...
Page 43
Gradation LSB Control In 256 color mode (C256=1), the EM65568 provides segment driver output for 8-gradation display using 3-bits and that for 4-gradation display using 2-bits. The segment driver output for the 4-gradation display uses 2-bits written to the ...
Page 44
Initial values on gradation palette register Gradation mode (C256=0) [Three groups of palettes Aj, Bj, and 0-15) are available] (MSB)RAM data(LSB) Register Name Initial value Palette0 Palette1 0 0 ...
Page 45
Gradation level table (PWM = “0”, variable mode , MON= “0”) [Three groups of palettes Aj, Bj, and 0-15) are available Gradation Palette Remarks level gradation palette0 initial value 0 0 ...
Page 46
Gradation level table (PWM = “1”, fixed mode , MON= “0”, C256= “0”) (MSB)RAM data(LSB) Gradation Level ...
Page 47
Display Timing Circuit The display timing circuit generates internal signals and timing pulses (LP, FLM, M and CLK) by clock. It can select external input (CK) or internal oscillation. By setting up Master/Slave mode (M/S), the state of timing ...
Page 48
Output Timing of LCD Driver Display timing at Normal mode (not reverse mode), 1/130 DUTY, and on monochrome mode. 129 130 FLM M V1 COM0 V4 VSS V1 COM1 V4 VSS V0 V2 SEG0 V3 V0 ...
Page 49
LCD Drive Circuit This drive circuit generates four levels LCD drive voltage. The circuit has 384 segment outputs and 130 common outputs and outputs combined display data and M signal. Two of common outputs, COMA and COMB, are special ...
Page 50
Booster Circuit Placing capacitor C1 across CAP1+ and CAP1-, across CAP2+ and CAP2-, across CAP3+ and CAP3-, across CAP4+ and CAP4-, across CAP5+ and CAP5-and across VOUT and VSS boosts the voltage coming from VEE and VSS n-times and ...
Page 51
Electronic volume The voltage conversion circuit has built-in an electronic volume, which allows the LCD drive voltage level controlled with DV register setting and allows the tone of LCD to be controlled. The DV registers are ...
Page 52
VDD VDD VEE VBA VREF VREG CAP1- CAP1+ CAP2- CAP2+ CAP3- CAP3+ CAP4- CAP4+ CAP5+ CAP5- Vout VOUT V0 V0 External V1 V1 Power V2 V2 Supply When using external power supply. Recommended value. C1 1.0 ...
Page 53
VDD VDD VEE VBA VREF VREG CAP1 CAP1+ vss CAP2- C1 CAP2+ CAP3- C1 CAP3+ CAP4- C1 CAP4+ CAP5- C1 CAP5+ C1 VOUT vss vss When using internal ...
Page 54
VDD VDD VEE VBA VREF C3 VREG vss CAP1- CAP1+ CAP2- CAP2+ CAP3- CAP3+ CAP4- CAP4+ CAP5- CAP5+ External Power VOUT Supply vss When using internal power circuit. (VOUT supplied ...
Page 55
Partial Display Function The EM65568 has the partial display function, which can display a part of graphic display area. This function is used be set lower bias ratio, lower boost step, and lower LCD drive voltage. Since setting partial ...
Page 56
Select a display duty ratio for the partial display from 1/10 to 1/130 using the DS(Lcd duty ratio) register. Set the most suitable values for LCD drive bias ratio, LCD drive voltage, electronic volume, the number of boosting steps, and ...
Page 57
Initialization The EM65568 is initialized by setting RESB pin to “L”. Normally, RESB pin is initialized together with MPU by connecting to the reset pin of MPU. When power ON, be sure to make RESB=”L”. 4096 color mode ITEM ...
Page 58
Precaution when Power ON and Power OFF This LSI may be permanently damaged by high current that may flow if a voltage is supplied to the LCD driver power supply while the system power supply is floating. The detail ...
Page 59
Though especially there is no constraint on the rising time of the power supply, the tr (rising time) of the following is VDD,VEE Item Recommended rising time tr Note: The rising time is the ...
Page 60
Display data * Setting display start address * Setting address increment control * Setting X address * Setting Y address * W rite dsiplay data * Setting display on/off control (3) Power OFF * Setting HALT= "1" or make ...
Page 61
Control Register 8.1 control register Control Register Table (Bank 0) Pins (for 80-family) & Bank Control Register CSB RS WRB RDB RE2 RE1 RE0 Address (Lower nibble) [0H Address ...
Page 62
Control Register Table (Bank 1) Pins (for 80-family) & Bank Control Register CSB RS WRB RDB RE2 RE1 RE0 Gradation palette A0 (Lower nibble) [0H Gradation palette A0 (Upper nibble) [1H] 0 ...
Page 63
Control Register Table (Bank 2) Pins (for 80-family) & Bank Control Register CSB RS WRB RDB RE2 RE1 RE0 Gradation palette A7 (Lower nibble) [0H Gradation palette A7 (Upper nibble) [1H] 0 ...
Page 64
Control Register Table (Bank 3) Pins (for 80-family) & Bank Control Register CSB RS WRB RDB RE2 RE1 RE0 Gradation palette B6 (Lower nibble) [0H Gradation palette B6 (Upper nibble) [1H] 0 ...
Page 65
Control Register Table (Bank 4) Pins (for 80-family) & Bank Control Register CSB RS WRB RDB RE2 RE1 RE0 Gradation palette C5 (Lower nibble) [0H Gradation palette C5 (Upper nibble) [1H] 0 ...
Page 66
Control Register Table (Bank 5) Pins (for 80-family) & Bank Control Register CSB RS WRB Window X End Address (Lower nibble) [0H Window X End Address (Upper nibble) [1H Window Y End Address (Lower ...
Page 67
Functions of Control Registers The EM65568 has many control registers as shown in “7 Control Register”. In case of control register access, upper nibble of data bus(D7~D4) represent register address, lower nibble of data bus(D3~D0) represent data. The access ...
Page 68
AY6, AY5, AY4}=0H, read address: 3H) ※ Mark shows “Don’t care” The AY register set to Y-direction address of display RAM. In data setting, lower place and upper place are divided with 4-bit and ...
Page 69
： ： Alternated Timing (i) NLIN=”0” (in case of 1/130 DUTY Display) 1st Line 2nd Line LP FLM M (ii) NLIN=”1” 1st Line ...
Page 70
ON/OFF = “1”: Display ON ALLON Regardless of the data for display, all is on. This control has priority over display normal/reverse commands. ALLON = “0”: Normal display ALLON = “1”: All display lighted MON Select Monochrome or Gradation display ...
Page 71
SWAP When data to display RAM are written, the write data exchange bit order. SWAP = “0”: Normal mode. SWAP = “1”: in data writing, exchange bit order. Example of exchange bit order SWAP=0 Write Data ...
Page 72
REV Corresponding to the data of display RAM, the lighting or not-lighting of the display is set up. REV =”0”: When RAM data at “H”, LCD at ON voltage (normal) REV =”1”: When RAM data at “L”, LCD at ON ...
Page 73
According to the setting-up of AIM, automatically change X address. In accordance with the REF register, AX register and X address becomes as follows. REF Transition of AX Register 0 1 00H 01H ....... Note: maxH: The internal maximum ...
Page 74
In each operation mode, the following increment operation is performed: (i) When gradation display mode and 8-bit access are selected Address are incremented as described above. (ii) When gradation display mode and 16-bit access are selected: Two bytes are accessed ...
Page 75
The contents of Display RAM data are maintained. (e) The operational mode maintains the state of command execution before executing power saving command. AMPON Command The internal OP-AMP circuit block (voltage regulator, electronic volume, and voltage conversion circuit) is ...
Page 76
VU2 VU1 VU0 Booster disable (No operation times voltage output times voltage output times voltage output times voltage output 1 ...
Page 77
※ ※ (Read address: 1H) (At the time of reset: PA04~PA00 = “00000”) ※ Mark shows “Don’t care” PA13 PA12 ...
Page 78
PA43 PA42 /PA123 /PA122 (Read address: 8H ※ ※ (Read address: 9H) (At the time of reset: PA44~PA40 = “10001”) ...
Page 79
PA74~PA70 = “11111”) ※ Mark shows “Don’t care” PB03 PB02 /PB83 /PB82 /PB81 (Read address: 2H ...
Page 80
※ ※ (Read address: 9H) (At the time of reset: PB34~PB30 = “01110”) ※ Mark shows “Don’t care” PB43 PB42 ...
Page 81
PB73 PB72 /PB153 /PB152 (Read address: 2H ※ ※ (Read address: 3H) (At the time of reset: PB74~PB70 = “11111”) ...
Page 82
Mark shows “Don’t care” PC33 PC32 /PC113 /PC112 (Read address: AH ※ ※ (Read address: BH) (At the time ...
Page 83
※ ※ (Read address: 3H) (At the time of reset: PC64~PC60 = “11010”) ※ Mark shows “Don’t care” PC73 PC72 ...
Page 84
Aj,Bj, and Cj (j=0-7) are available] Gradation Palette Remarks level 256 color palette0 initial value 1/ 2/31 ...
Page 85
Display Select Control PWM GLSB (At the time of reset: {PWM,GLSB, PS} = 0H, read address: 8H 4096 color mode, select 16 gradation level from 32 gradation ...
Page 86
HSW HSW=“0”: High speed writing mode off HSW=“1”: High speed writing mode on accessing the 8-bit data RAM C256 C256= “0”: 4096 color mode C256= “1”: 256 color mode 8.2.17 Electronic Volume Register ...
Page 87
Resistance Ratio of CR Oscillator RF2 RF1 RF0 ※ (At the time of reset: {RF2, RF1, RF0} = 0H, read address: DH) ※ Mark shows “Don’t care” The RF ...
Page 88
Extended power control BF1 BF0 HPM DIS (At the time of reset: {HPM, DIS} = 0H, {BF1,BF0}=0H;read address: EH) The DIS register can control capacitors discharged that connected between ...
Page 89
Internal Register Data Read Internal Register read ※ ※ ※ ※ data ※ Mark shows “Don’t care” This command is used to read data from an internal register. Before executing the command, you ...
Page 90
Line Reverse Start Address LS3 LS2 LS1 LS0 (At the time of reset: {LS3,LS2,LS1,LS0} = 0H, read address: 4H ...
Page 91
The reverse type is selectable by BT register. When use Line Reverse Display function, LS and LE registers must keep following relation. LS ≦ LE The BT register control line reverse type. This is an option of line reverse display ...
Page 92
Relationship between Setting and Common/Display RAM The relationship between the COM pin numbers and the addresses in the Y-direction on the display RAM changes according to the SHIFT command. LCD Duty Set command. Display Starting Common Position Set command, ...
Page 93
Absolute maximum ratings 10.1 Absolute maximum ratings Item Symbol Condition Supply voltage (1) VDD Supply voltage (2) VEE Supply voltage (3) VOUT Supply voltage (4) VREG Supply voltage (5) V0 Supply voltage (6) V1,V2,V3,V4 Input voltage VI Storage Tstg ...
Page 94
DC characteristics VSS=0V , VDD = 2.2 ~3. -30 ~85 ℃ Item Symbol High level input VIH voltage Low level input VIL voltage High level output IOH1 VOH = VDD-0.4V current Low level output IOL1 VOL= ...
Page 95
Relationship of oscillating frequency (fosc) and external clock frequency (fCK) to LCD frame frequency (fFLM) is each display mode Original Display mode oscillating clock When use Variable gradation built-in Simple gradation (4096 oscillating color) circuit (fosc) Simple gradation (256 color) ...
Page 96
VOUT pin. When using the built-in oscillating circuit, the built-in power supply is used, and boosting 4 times is used, this pin is applied. VEE=2.4~3.3 V, The electronic control is preset (The code is (“ ...
Page 97
VREG pin. Measuring conditions: N times boosting(N=2~5), electronic control = “ 1” , Display a checkered pattern , DCON=AMPON=”1” , NLIN=”0” ,1/130 duty , VDD=VEE , VBA=VREF , C1=C2=1.0µF, C3=0.1µ load ...
Page 98
AC characteristic (1) 80-family MCU write timing CSB D0-D15 VSS=0V, VDD = 2.7~3. -30~+85℃ Item Symbol Address hold time tAH8 Address setup time tAS8 System cycle time in write tCYCWR8 Write pulse “L” ...
Page 99
MCU read timing CSB RS RDB D0-D15 VSS=0V , VDD = 2.7~3. -30~+85℃ Item Symbol Address hold time tAH8 Address setup time tAS8 System cycle time in read tCYCRD8 Read pulse “L” width tRDLW8 Read ...
Page 100
MCU write timing CSB RS R RB) E (RDB) D0-D15 VSS=0V , VDD = 2.7 ~3. -30~+85℃ Item Symbol Address hold time tAH6 Address setup time tAS6 System cycle time in write tCYCWR6 ...
Page 101
MCU read timing CSB RS R RB) E (RDB) D0-D15 VSS=0V , VDD = 2.7~3. -30~+85℃ Item Symbol Address hold time tAH6 Address setup time tAS6 System cycle time in read tCYCRD6 Write ...
Page 102
Serial interface timing diagram t CSS CSB RS SCL D0-D15 VSS=0V , VDD = 2.7~3. -30~+85℃ Item Symbol Serial clock period tCYCS SCL pulse “H” width tSHW SCL pulse “L” width tSLW Address setup time tASS ...
Page 103
Display control timing CLK LP FLM M Input timing (Slave mode) VSS=0V , VDD = 2.4~3. -30~+85℃ Item Symbol CLK pulse “H” width tCLKH CLK pulse “L” width tCLKL LP pulse “H” width tLPHW LP pulse ...
Page 104
Master clock input timing CK VSS=0V , VDD = 2.4~3. -30~+85℃ Item Symbol CK pulse “H” width (1) tCKHW1 CK pulse “L” width (1) tCKLW1 CK pulse “H” width (2) tTCKHW2 CK pulse “L” width (2) ...
Page 105
Reset timing RESB internal state VSS=0V, VDD = 2.4~3.3V -30~+85℃ Item Symbol Reset time tR Reset pulse “L” width tRW VSS=0V, VDD = 2.2~2.4V -30~+85℃ Item Symbol Reset time tR Reset pulse “L” width tRW ...
Page 106
Application circuit (1) Connection to 80-family MCU VCC /IORQ D0 to D15 GND (2) Connection to 68-family MCU VCC A1 to A15 D0 to D15 GND * This specification is subject to be changed without notice. ...
Page 107
Connection to the MCU with serial interface VCC PORT1 PORT2 GND (4) Connection to Master / Slave about interface (parallel interface) EM65568 (Master) VDD RESB CSB1 CSB2 RS WRB(R/W) RDB(E) D0-D7 M86 * This specification is ...
Page 108
EM65568 (Master) VDD RESB CSB1 CSB2 RS SDA SCL (6) 3 wires type serial interface with two chip enable signals EM65568 (Master) VDD RESB CSB1 CSB2 SDA SCL * ...
Page 109
Connection to master / slave about power block VDD Caution of application about master / slave * The master chip control display timing (CLK,LP,FLM, and M). When making display OFF on the master chip, the master chip can not ...
Page 110
Tray Information 2X18 NH20-865X75-26 Tray Outline Dimensions Symbol Unit:mm * This specification is subject to be changed without notice. 130 COM/ 128 SEG 4096 Color STN LCD Driver Dimensions in mm ...
Page 111
... COF information EM65568AF package □ * This specification is subject to be changed without notice. 130 COM/ 128 SEG 4096 Color STN LCD Driver 111 EM65568 2005/3/8 (V1.2) ...
Page 112
EM65568BF package □ * This specification is subject to be changed without notice. 130 COM/ 128 SEG 4096 Color STN LCD Driver ◎ 112 EM65568 2005/3/8 (V1.2) ...