IC 19-BIT BUS INTERFACE 48-TSSOP

 

SN74LVCZ161284AGR

Manufacturer Part NumberSN74LVCZ161284AGR
DescriptionIC 19-BIT BUS INTERFACE 48-TSSOP
ManufacturerTexas Instruments
Series74LVCZ
SN74LVCZ161284AGR datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of SN74LVCZ161284AGR

Logic TypeIEEE STD 1284 Translation TransceiverSupply Voltage3 V ~ 3.6 V
Number Of Bits19Operating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case48-TSSOP
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names296-12025-2
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
Page 6/13

Download datasheet (315Kb)Embed
PrevNext
SN74LVCZ161284A
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER
WITH ERROR-FREE POWER UP
SCES358B – SEPTEMBER 2001 – REVISED MAY 2005
Switching Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see
Figure
3)
PARAMETER
t
PLH
Totem pole
t
PHL
t
PLH
Totem pole
t
PHL
t
PLH
Totem pole
t
PHL
t
PLH
Totem pole
t
PHL
t
PLH
Totem pole
t
PHL
t
PLH
Totem pole
t
PHL
t
Totem pole
slew
t
PZH
t
PHZ
t
–t
en
dis
t
PHZ
t
PLZ
t
, t
Open drain
r
f
(2)
t
sk(o)
(1) Typical values are measured at V
= 3.3 V, V
CC
(2) Skew is measured at 1/2 (V
+ V
) for signals switching in the same direction.
OH
OL
Operating Characteristics
V
= 3.3 V, T
= 25°C
CC
A
PARAMETER
C
Power dissipation capacitance
pd
V
= 3.3 V
CC
V
and V
CC
V
CABLE = 5 V
CC
T
= 25 C
A
TYP = 80 ns
A
(one of A9–A13)
n
Y9–Y13, Other Than Y
One of pins A9–A13 is switched as shown above, and the other four inputs are forced at low state.
6
FROM
(INPUT)
(OUTPUT)
A1–A8
B1–B8
A9–A13
Y9–Y13
B1–B8
A1–A8
C14–C17
A14–A17
PERI LOGIC IN
PERI LOGIC OUT
HOST LOGIC IN
HOST LOGIC OUT
B1–B8 and Y9–Y13 outputs
B1–B8, Y9–Y13, and
HD
PERI LOGIC OUT
DIR
A1–A8
DIR
B1–B8
A1–A13
B1–B8 or Y9–Y13
A1–A8 or B1–B8
B1–B8 or A1–A8
CABLE = 5 V, and T
= 25°C.
CC
A
Outputs enabled
CABLE
CC
50% V
n
Figure 1. Error-Free Circuit Timing
www.ti.com
Figure 2
TO
(1)
MIN TYP
MAX
1
22
1
22
1
20
1
20
1
10
1
10
1
11
1
11
1
13
1
13
1
13
1
13
0.05
0.4
1
20
1
15
1
15
1
15
1
15
1
120
2.5
10
TEST CONDITIONS
TYP
C
= 0,
f = 10 MHz
45
L
CC
Initial Activation Time
50% V
CABLE
CC
and
UNIT
ns
ns
ns
ns
ns
ns
V/ns
ns
ns
ns
ns
ns
UNIT
pF