VCBUP8168CCYG2

Manufacturer Part NumberVCBUP8168CCYG2
DescriptionDigital Signal Processors & Controllers - DSP, DSC DaVinci Digital Media Processor
ManufacturerTexas Instruments
SeriesTMS320DM8168
VCBUP8168CCYG2 datasheet
 


Specifications of VCBUP8168CCYG2

RohsyesCoreTMS320DM816x
Data Bus Width32 bitProgram Memory Size32 KB
Data Ram Size256 KBMaximum Clock Frequency1.35 GHz
Number Of Programmable I/os64Number Of Timers7
Device Million Instructions Per Second9000 MIPsOperating Supply Voltage1.5 V, 1.8 V, 3.3 V
Maximum Operating Temperature+ 95 CPackage / CaseFCBGA-1031
Mounting StyleSMD/SMTInstruction Set ArchitectureFloating Point
Interface TypeSPIMinimum Operating Temperature0 C
On-chip AdcNoProcessor SeriesTMS320DM8168
ProductDSPsProgram Memory TypeCache
Supply Current3.3 VSupply Voltage - Min1.5 V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
Page 261
262
Page 262
263
Page 263
264
Page 264
265
Page 265
266
Page 266
267
Page 267
268
Page 268
269
Page 269
270
Page 270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
Page 267/327

Download datasheet (3Mb)Embed
PrevNext
www.ti.com
8.10.2 Video DAC Guidelines and Electrical Data and Timing
The device's analog video DAC outputs are designed to drive a 37.5-Ω load.
typical circuit that permits connecting the analog video output from the device to standard 75-Ω impedance
video systems. The device requires the use of a buffer to drive the actual video outputs, so one solution is
to use a video amplifier with integrated buffer and internal filter, such as the Texas Instruments THS7360,
which provides a complete solution for the typical output circuit shown in
IOUTx
R
LOAD
Figure 8-71. Typical Output Circuits for Analog Video from DACs
During board design, the onboard traces and parasitics must be matched for the channel. The video DAC
output pin (IOUTx) is a very high-frequency analog signal and must be routed with extreme care. As a
result, the path of this signal must be as short as possible, and as isolated as possible from other
interfering signals. The load resistor and amplifier or buffer should be placed close together and as close
as possible to the device pins. Other layout guidelines include:
Take special care to bypass the DAC power supply pin with a capacitor.
Place the 75-Ω resistor as close as possible (<0.5") to the amplifier or buffer (THS7360) output pin.
To maintain a high quality video signal, 75-Ω (±10%) characteristic impedance traces should be used
after the 75-Ω series resistor.
Minimize input trace lengths to the device to reduce parasitic capacitance.
Include solid ground return paths.
Match trace lengths as close as possible within a video format group (that is, Y, Pb, and Pr for
component output, and Y and C for s-video output should match each other).
For additional video DAC design guidelines, see the HDVPSS chapter in the TMS320DM816x DaVinci
Digital Media Processors Technical Reference Manual (literature number SPRUGX8).
PARAMETER
Resolution
DC Accuracy - HD DACs
Integral Non-Linearity (INL), best fit
Differential Non-Linearity (DNL)
Analog Output
Output Resistor (R
)
LOAD
Full-Scale Output Current (IFS)
Output Compliance Range
Zero Scale Offset Error (ZSET)
Gain Error
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links:
Amplifier
Reconstruction
Filter
SD: 5.6 V/V
HD: 4.5 V/V
SD:
9.5 MHZ
ED:
18 MHZ
HD:
36 MHz
1080p: 72 MHz
Table 8-73. DAC Specifications
CONDITIONS
HD DACs
SD DACs
HD DACs
SD DACs
HD DACs
SD DACs
HD and SD DACs
HD and SD DACs
R
LOAD
HD and SD DACs
IFS = 13.3 mA,
= 37.5 Ω
R
LOAD
HD and SD DACs
HD and SD DACs
Submit Documentation Feedback
TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
Figure 8-71
describes a
Figure
8-71.
75 W
MIN
TYP
MAX
UNIT
12
Bits
10
Bits
1.5
LSB
1.0
LSB
1.0
LSB
0.5
LSB
-1%
37.5
+1%
Ω
13.3
mA
0
Vref
V
0.5
LSB
-10
10
%
Peripheral Information and Timings
267