VCBUP8168CCYG2

Manufacturer Part NumberVCBUP8168CCYG2
DescriptionDigital Signal Processors & Controllers - DSP, DSC DaVinci Digital Media Processor
ManufacturerTexas Instruments
SeriesTMS320DM8168
VCBUP8168CCYG2 datasheet
 


Specifications of VCBUP8168CCYG2

RohsyesCoreTMS320DM816x
Data Bus Width32 bitProgram Memory Size32 KB
Data Ram Size256 KBMaximum Clock Frequency1.35 GHz
Number Of Programmable I/os64Number Of Timers7
Device Million Instructions Per Second9000 MIPsOperating Supply Voltage1.5 V, 1.8 V, 3.3 V
Maximum Operating Temperature+ 95 CPackage / CaseFCBGA-1031
Mounting StyleSMD/SMTInstruction Set ArchitectureFloating Point
Interface TypeSPIMinimum Operating Temperature0 C
On-chip AdcNoProcessor SeriesTMS320DM8168
ProductDSPsProgram Memory TypeCache
Supply Current3.3 VSupply Voltage - Min1.5 V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
Page 271
272
Page 272
273
Page 273
274
Page 274
275
Page 275
276
Page 276
277
Page 277
278
Page 278
279
Page 279
280
Page 280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
Page 274/327

Download datasheet (3Mb)Embed
PrevNext
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
8.12.2 McASP0, McASP1, and McASP2 Peripheral Register Descriptions
Table 8-77. McASP0, McASP1, and McASP2 Registers
MCASP0 ADDRESS
MCASP1 ADDRESS
0x4803 8000
0x4803 C000
0x4803 8004
0x4803 C004
0x4803 8010
0x4803 C010
0x4803 8014
0x4803 C014
0x4803 8018
0x4803 C018
0x4803 801C
0x4803 C01C
0x4803 8020
0x4803 C020
0x4803 8044
0x4803 C044
0x4803 8048
0x4803 C048
0x4803 804C
0x4803 C04C
0x4803 8050
0x4803 C050
0x4803 8060
0x4803 C060
0x4803 8064
0x4803 C064
0x4803 8068
0x4803 C068
0x4803 806C
0x4803 C06C
0x4803 8070
0x4803 C070
0x4803 8074
0x4803 C074
0x4803 8078
0x4803 C078
0x4803 807C
0x4803 C07C
0x4803 8080
0x4803 C080
0x4803 8084
0x4803 C084
0x4803 8088
0x4803 C088
0x4803 808C
0x4803 C08C
0x4803 80A0
0x4803 C0A0
0x4803 80A4
0x4803 C0A4
0x4803 80A8
0x4803 C0A8
0x4803 80AC
0x4803 C0AC
0x4803 80B0
0x4803 C0B0
0x4803 80B4
0x4803 C0B4
0x4803 80B8
0x4803 C0B8
0x4803 80BC
0x4803 C0BC
0x4803 80C0
0x4803 C0C0
274
Peripheral Information and Timings
Product Folder Links:
MCASP2 ADDRESS
0x4805 0000
0x4805 0004
0x4805 0010
0x4805 0014
0x4805 0018
0x4805 001C
0x4805 0020
0x4805 0044
0x4805 0048
0x4805 004C
0x4805 0050
0x4805 0060
0x4805 0064
0x4805 0068
0x4805 006C
0x4805 0070
0x4805 0074
0x4805 0078
0x4805 007C
0x4805 0080
0x4805 0084
0x4805 0088
0x4805 008C
0x4805 00A0
0x4805 00A4
0x4805 00A8
0x4805 00AC
0x4805 00B0
0x4805 00B4
0x4805 00B8
0x4805 00BC
0x4805 00C0
Submit Documentation Feedback
TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165
www.ti.com
ACRONYM
REGISTER NAME
PID
Peripheral ID
PWRIDLE
Power Idle SYSCONFIG
SYSCONFIG
PFUNC
Pin Function
PDIR
Pin Direction
PDOUT
Pin Data Out
PDIN
Pin Data Input (Read)
Read returns pin data input
PDSET
Pin Data Set (Write)
Writes effect pin data set
(alternate write address
PDOUT)
PDCLR
Pin Data Clear
GBLCTL
Global Control
AMUTE
Mute Control
LBCTL
Loop-Back Test Control
TXDITCTL
Transmit DIT Mode Control
GBLCTLR
Alias of GBLCTL containing
only receiver reset bits;
allows transmit to be reset
independently from receive
RXMASK
Receiver Bit Mask
RXFMT
Receive Bitstream Format
RXFMCTL
Receive Frame Sync
Control
ACLKRCTL
Receive Clock Control
AHCLKRCTL
High Frequency Receive
Clock Control
RXTDM
Receive TDM Slot 0-31
EVTCTLR
Receiver Interrupt Control
RXSTAT
Status Receiver
RXTDMSLOT
Current Receive TDM Slot
RXCLKCHK
Receiver Clock Check
Control
REVTCTL
Receiver DMA Event
Control
GBLCTLX
Alias of GBLCTL containing
only transmit reset bits;
allows transmit to be reset
independently from receive
TXMASK
Transmit Format Unit Bit
Mask
TXFMT
Transmit Bitstream Format
TXFMCTL
Transmit Frame Sync
Control
ACLKXCTL
Transmit Clock Control
AHCLKXCTL
High Frequency Transmit
Clock Control
TXTDM
Transmit TDM Slot 0-31
EVTCTLX
Transmitter Interrupt Control
TXSTAT
Status Transmitter
Copyright © 2011–2013, Texas Instruments Incorporated