VCBUP8168CCYG2

Manufacturer Part NumberVCBUP8168CCYG2
DescriptionDigital Signal Processors & Controllers - DSP, DSC DaVinci Digital Media Processor
ManufacturerTexas Instruments
SeriesTMS320DM8168
VCBUP8168CCYG2 datasheet
 


Specifications of VCBUP8168CCYG2

RohsyesCoreTMS320DM816x
Data Bus Width32 bitProgram Memory Size32 KB
Data Ram Size256 KBMaximum Clock Frequency1.35 GHz
Number Of Programmable I/os64Number Of Timers7
Device Million Instructions Per Second9000 MIPsOperating Supply Voltage1.5 V, 1.8 V, 3.3 V
Maximum Operating Temperature+ 95 CPackage / CaseFCBGA-1031
Mounting StyleSMD/SMTInstruction Set ArchitectureFloating Point
Interface TypeSPIMinimum Operating Temperature0 C
On-chip AdcNoProcessor SeriesTMS320DM8168
ProductDSPsProgram Memory TypeCache
Supply Current3.3 VSupply Voltage - Min1.5 V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
Page 271
272
Page 272
273
Page 273
274
Page 274
275
Page 275
276
Page 276
277
Page 277
278
Page 278
279
Page 279
280
Page 280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
Page 279/327

Download datasheet (3Mb)Embed
PrevNext
www.ti.com
Table 8-80. Switching Characteristics Over Recommended Operating Conditions for McASP
(see
Figure
8-75)
NO.
9
t
Cycle time, MCA[x]_AHCLKR/X
c(AHCLKRX)
10
t
Pulse duration, MCA[x]_AHCLKR/X high or low
w(AHCLKRX)
11
t
Cycle time, MCA[x]_ACLKR or ACLKX
c(ACLKRX)
12
t
Pulse duration, MCA[x]_ACLKR or ACLKX high or low
w(ACLKRX)
Delay time, MCA[x]_ACLKR or ACLKX transmit
edge to MCA[x]_AFSR/X output valid
13
t
d(ACLKRX-AFSRX)
Delay time, MCA[x]_ACLKR or ACLKX transmit
edge to MCA[x]_AFSR/X output valid with Pad
Loopback
Delay time, MCA[x]_ACLKX transmit edge to
MCA[x]_AXR output valid
14
t
d(ACLKX-AXR)
Delay time, MCA[x]_ACLKX transmit edge to
MCA[x]_AXR output valid with Pad Loopback
Disable time, MCA[x]_ACLKX transmit edge to
MCA[x]_AXR output high impedance
15
t
dis(ACLKX-AXR)
Disable time, MCA[x]_ACLKX transmit edge to
MCA[x]_AXR output high impedance with Pad
Loopback
(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) 50 MHz
(3) P = AHCLKR or AHCLKX period.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links:
PARAMETER
ACLKR or
ACLKX int
ACLKR or
ACLKX ext in
ACLKR or
ACLKX ext out
ACLKX int
ACLKX ext in
ACLKX ext out
ACLKX int
ACLKX ext in
ACLKX ext out
Submit Documentation Feedback
TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
(1)
MIN
MAX
UNIT
(2)
20
ns
0.5P -
ns
(3)
2.5
20
ns
0.5P -
ns
(3)
2.5
0
6
2
13.5
ns
2
13.5
-1
5
2
13.5
ns
2
13.5
-1
5
2
13.5
ns
2
13.5
Peripheral Information and Timings
279