VCBUP8168CCYG2

Manufacturer Part NumberVCBUP8168CCYG2
DescriptionDigital Signal Processors & Controllers - DSP, DSC DaVinci Digital Media Processor
ManufacturerTexas Instruments
SeriesTMS320DM8168
VCBUP8168CCYG2 datasheet
 


Specifications of VCBUP8168CCYG2

RohsyesCoreTMS320DM816x
Data Bus Width32 bitProgram Memory Size32 KB
Data Ram Size256 KBMaximum Clock Frequency1.35 GHz
Number Of Programmable I/os64Number Of Timers7
Device Million Instructions Per Second9000 MIPsOperating Supply Voltage1.5 V, 1.8 V, 3.3 V
Maximum Operating Temperature+ 95 CPackage / CaseFCBGA-1031
Mounting StyleSMD/SMTInstruction Set ArchitectureFloating Point
Interface TypeSPIMinimum Operating Temperature0 C
On-chip AdcNoProcessor SeriesTMS320DM8168
ProductDSPsProgram Memory TypeCache
Supply Current3.3 VSupply Voltage - Min1.5 V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
Page 81/327

Download datasheet (3Mb)Embed
PrevNext
www.ti.com
3.2.9 Multichannel Buffered Serial Port Signals
SIGNAL
TYPE
NAME
NO.
MCA[2]_ACLKR/
MCB_CLKR/
AL34
IO
MCB_DR
MCA[2]_AHCLKX/
AN36
IO
MCB_CLKR
MCA[0]_AXR[3]/
AJ34
IO
MCB_FSR
MCA[2]_AFSR/
MCB_CLKX/
AM35
IO
MCB_FSR
MCA[0]_AXR[5]/
AJ37
I
MCB_DR
MCA[2]_ACLKR/
MCB_CLKR/
AL34
I
MCB_DR
MCA[2]_AFSR/
MCB_CLKX/
AM35
IO
MCB_FSR
MCA[2]_ACLKX/
AM36
IO
MCB_CLKX
MCA[0]_AXR[2]/
AJ33
IO
MCB_FSX
MCA[2]_AFSX/
MCB_CLKS/
AN35
IO
MCB_FSX
MCA[0]_AXR[4]/
AJ36
O
MCB_DX
MCA[2]_AXR[1]/
AR37
O
MCB_DX
MCA[2]_AHCLKR/
AM34
I
MCB_CLKS
MCA[2]_AFSX/
MCB_CLKS/
AN35
I
MCB_FSX
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.
(2) PULL: A / B, where:
A is the state of the internal pull resistor during POR reset
B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset
IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled
DRIVE: A / B, where;
A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset
H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup and pulldown resistors and situations where external pullup and pulldown resistors are required,
see
Section
4.3.1, Pullup and Pulldown Resistors.
(3) Specifies the operating IO supply voltage for each signal.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links:
Table 3-12. McBSP Terminal Functions
(1)
(2) (3)
OTHER
MUXED
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL148
DVDD_3P3
McBSP Receive Clock IO
PULL: IPD / IPD
MCA[2]
DRIVE: Z / Z
PINCTRL152
DVDD_3P3
PULL: IPD / IPD
MCA[0]
DRIVE: Z / Z
PINCTRL136
DVDD_3P3
McBSP Receive Frame Sync IO
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL150
DVDD_3P3
PULL: IPD / IPD
MCA[0]
DRIVE: Z / Z
PINCTRL138
DVDD_3P3
McBSP Receive Data Input
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL148
DVDD_3P3
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL150
DVDD_3P3
McBSP Transmit Clock IO
PULL: IPD / IPD
MCA[2]
DRIVE: Z / Z
PINCTRL151
DVDD_3P3
PULL: IPD / IPD
MCA[0]
DRIVE: Z / Z
PINCTRL135
DVDD_3P3
McBSP Transmit Frame Sync IO
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL153
DVDD_3P3
PULL: IPD / IPD
MCA[0]
DRIVE: Z / Z
PINCTRL137
DVDD_3P3
McBSP Transmit Data Output
PULL: IPD / IPD
MCA[2]
DRIVE: Z / Z
PINCTRL156
DVDD_3P3
PULL: IPD / IPD
MCA[2]
DRIVE: Z / Z
PINCTRL149
DVDD_3P3
McBSP Source Clock Input
PULL: IPD / IPD
MCA[2], MCB
DRIVE: Z / Z
PINCTRL153
DVDD_3P3
Submit Documentation Feedback
TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
DESCRIPTION
Device Pins
81